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Abstract
This study investigates the memory and bandwidth needs at a single switching node in an
Asynchronous Transfer Mode (ATM) communications network. Matrix analysis and
computer simulation methods were used, and their results compared and contrasted. Three
types of switching architectures (input buffering, output buffering, and shared output
buffering) were analyzed in the computer simulation method, and the output buffering
architecture was analyzed with matrix methods. The two network resources considered
were packet loss probability and packet transmission delay. The traffic sources were
modeled with a Markov process describing correlated bursty packet arrivals. The model
produced bursts of packets alternating with silences, and allows specification of two
moments each for the burst and silence length distribution; it also allows variation in the
correlation between packets within a burst.
The parameters of the traffic model were varied in different combinations, and their relative
impacts on resource needs were evaluated. Results showed that the shared output buffering
architecture allows far better perfonrmance than the other two architectures. However, vital
dependencies emerge between the burst length of traffic sources and the performance of all
three switch architectures. The two methods produced almost identical results on a
common example, validating the accuracy of the computer simulation method.
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Title: Associate Professor of Electrical Engineering
Thesis Supervisor: Gary A. Hayward
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Chapter 1
Introduction
Communications networks of the future need to process information at much higher
rates than are currently possible. With the advent of high speed transmission capabilities in
optical fibers, the network's transmission capabilities are far greater than what is possible
with today's end-user equipment. International efforts are underway to design a universal
public telecommunications network which will process information at speeds suitable for
optical fibers and high-speed switching.
The network of the future needs to allow simultaneous multi-media transport. As
multi-media services such as video become increasingly in demand, the need for
simultaneous voice and video transmission for applications such as video-conferencing is
obvious. Bulk data transmission such as business transactions is also desirable. Ideally the
public network would let the customer access multi-media services through a single User
Network Interface(UNI) rather than require the installation of several mutually exclusive
transmission sets to each home or office. Thus multi-media transport over common
transmission lines is necessary; ideally, multi-media services should share other parts of the
switching network as well.
However, different service media often have very different transmission
requirements. Thus the network needs to deliver voice information with little delay and
video information with little jitter even though both services may be sharing the same
network resources. This complicates network management considerably; the network
needs to accept information from different media uniformly but process it differently, or
process it so that all requirements for all services are satisfied.
Since such a public network needs to grow harmoniously from the telephone network
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in place today, the service criteria for voice calls need to be maintained strictly; the current
emphasis on reliability and guarantee of service for Plain Old Telephone Service (POTS)
calls needs to be a strong priority in the design of the future public network. This places
somewhat stringent constraints on the tolerable levels of call blocking and information loss
for voice services in the future multi-media network.
1.1 Quality Of Service Requirements
The main services likely to use the public network as currently envisioned are voice,
video, and bulk data services. Each of these has different levels of sensitivity to the
different impairments that network transmission has on information. Sending information
through a packet network changes the input data stream in three basic ways:
* Transmission delay
* Transmission jitter (variation in delay)
* Transmission loss
In addition, the process of transmission will occasionally corrupt the data or deliver
spurious traffic to the receiver. Although the exact tolerance levels of different services to
these impairments is a matter of much debate, the variations in tolerance levels between
different types of services are considerable. Also the bit rates requested by different
services varies considerably. The general trends for different services are described below,
though only relatively in some cases.
Voice services have the following service requirements [Cooper 89]:
* Bit rate = 64 Kbits/sec
* Transmission delay - 5 msec
* Transmission jitter = can be high (but within the bounds of the delay constraint
i.e < 5 msec)
* Transmission loss = can be high
Video services have the following service requirements:
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* Transmission delay = must be low
* Transmission jitter = must be low
* Transmission loss = must be low
Bulk data sources are the hardest to define requirements for. The sensitivity of bulk
data services to network transmission depend crucially on the details of the application. A
file transfer program for example, may have no problems with a wide range of delay, but if
the delay happens to exceed inherent memory access timeouts, performance may suffer an
anomalous sharp decline. Bulk data for FAX machines is likewise dependent on the
timeouts and input requirements of the receiving printer; a certain minimum delay may be
needed to ensure that the printer is ready for new information. General requirements of
bulk data are:
* Transmission delay = can be high
* Transmission jitter = can be high
* Transmission loss = must be low
Ramaswami defines the three major criteria for the network's Quality of Service
(QOS) as cell transmission rate, transmission delay, and cell loss probability [Ramaswami
88]. We have also included cell delay jitter as an important consideration since it can
crucially affect performance of video services.
1.2 Overview of Asynchronous Transfer Mode (ATM) Concepts
In the past two years, Asynchronous Transfer Mode (ATM) techniques have been
recognized as the basis for public broadband networks [CCITT 88]. ATM techniques
provide a layer 2 framework for information transport with a few basic restrictions.
ATM networks are currently defined for the SONET (Synchronous Optical Network)
STS-3c (Syncluhronous Transport Signal - 3rd level) rate of 155.52 Mb/s. Somrne vendors
plan to use ATM in a STS-12c channel, with 622.04 Megabits/sec which provides slightly
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more than 4 times the ATM payload capacity of a STS-3c. Efforts are also underway to
carry 1 Gbit/s traffic by segmenting packets into multiple ATM cell streams, each on its
own STS-3c. The ATM network needs to be able to adapt to different bit rates so that these
various levels of transport speed can be meshed coherently and provide a backwards
compatible network.
ATM networks segment information into single-size cells; both continuous data
streams and variable length higher-level packets will enter the network in a common cell
format. Each cell contains a header with local address information; each switching node
can use this header information to locally switch a cell. Thus, it is possible for an ATM
network to process cells in a locally connectionless manner. Global links can be
maintained by updating the header address periodically as the cell traverses the network so
that only a short stretch of the itinerary needs to be specified at a time. A connection-
oriented service such as a person-to-person phone call can be implemented with a series of
lookup tables where a Virtual Circuit Identifier (VCI) serves as the key.
The header and payload format have been finalized by CCIT so that the total cell
size is 53 octets [Sinha 90]. The header takes up the leading 5 octets, and payload the
following 48. 2 bytes of the header are dedicated to the VCI, and 1 byte defines the Virtual
Path Identifier (VPI) which may be used to process a number of Virtual Circuits (VCs) as a
single entity. 4 bits are reserved for network flow control use. An 8-bit header error check
sequence protects against corruption of the header information; this reduces the chance of
misdelivery of cells.
Since all incoming cells have the same size and routing format, different
communications media such as voice, video, and bulk data services can share ATM
network resources on a dynamic basis. Cells within the network are treated as discrete
elements and can be selectively discarded or given higher priority; dynamic routing and
switching hierarchies can thus be established in the network control layer. Broadcasting,
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multicasting and connectionless capabilities are possible; dynamic point-to-point
connections can also be set up as virtual circuits or virtual paths within the ATM network.
The advantages of resource sharing should be exploited while keeping the discrete cell
nature of the network transparent to the user.
1.3 User Features of ATM
Since information is processed in cells, a service can easily send information at
variable bit rates by varying the frequency at which it submits cells to the network. Unlike
a circuit switching network where bandwidth (i.e. maximum bit rate capability) is assigned
at the setup of a call, a packet network allows dynamic bandwidth allocation and utilization.
Thus a service which needs greater bandwidth after the time of call setup can access extra
bandwidth when it is needed instead of reserving (and paying for) peak bandwidth
throughout the call. Variable bit rate capability is the strongest advantage of a packet
network such as ATM. Dynamic bandwidth allocation is convenient for applications that
produce or require information in uneven spurts.
The single-size cell format allows User Network Interfaces (UNIs) to be
standardizable over different services. New services which are not envisioned today can
enter the network easily as long as their payload is formatted into the single-size cells
although new criteria for QOS may require some additions to the network.
The network accepts uniform cells from different services; different sets of CPE
equipment can share a single link to the network. This allows multiplexing of cells at the
user premises. Thus a business office, with several individuals accessing the network
infrequently, now has greater control over the rate at which cells are presented to the
network. Cells from various service media can likewise be multiplexed together before
entrance to the network, making multi-media applications easier to implement..
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1.4 Network Features of ATM
ATM techniques offer bandwidth flexibility, resource sharing between different
services, and the possibility of statistical multiplexing gains as key advantages over
conventional circuit switching techniques. Since cells from different services look identical
to the network, network resources can be allocated and shared dynamically during a call.
Resource sharing can allow more efficient utilization of network resources; also it allows
new subscribers to be added with less need for network expansion. Uniformity of cell
format over different services allows cells from different service media (voice, video, etc)
to be processed in the same switching hardware although allowances in call processing
software would be needed for QOS differences.
Single-size cells also allow for convenient packaging during the transmission stages
of transport. SONET synchronous payload frames, for example, can easily be used to
transport fixed size ATM cells by buffering one payload worth of cells before transmission.
The single-size concept also allows easy and efficient multiplexing of cells within a
SONET payload, allowing sharing of SONET frames across possibly large sets of virtual
circuits and paths.
1.5 Challenges posed by ATM Networks
Resource sharing between different Virtual Circuits (VC) provides the advantages of
statistical multiplexing, but it also makes the QOS received by a particular VC dependent
on the behavior of other VCs. Since information from different sources enters the network
in discrete cells and gets multiplexed, a variable bit rate from a particular VC can damage
the service received by other VCs. Thus, if one VC starts greatly increasing the bit rate it
submits to the network, it may either run out of resources and suffer QOS degradation, or it
may take up resources needed by other VCs, transferring QOS degradation to their service.
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The presence of resource sharing between different services and between different
VCs necessitates resource allocation on a dynamic basis. This resource allocation is the
Achilles' heel of the ATM network; improper resource allocation can lead to traffic
congestion, memory overflow, or in the worst case, shutdown of components of the
network. Congestion and memory overflow can lead to significant impairments for all
three criteria for QOS. Resource allocation must guarantee reliable and satisfactory QOS
levels, and yet must be efficient enough to extract as much advantage as possible from the
sharing of resources.
Another challenge of resource sharing between VCs is that although services use
standard ATM cells, they require different standards of service for their payloads. Voice
services, for example, are very sensitive to transmission delay, while data transmission
demands high transmission rate, and video tends to be affected by cell loss [Verbiest
88] and cell jitter. Thus cells which look identical to the network will nevertheless require
different handling according to what QOS needs their payload applications require;
different virtual circuits will require different QOS guarantees.
1.6 Parameters for Traffic Estimation
Dynamic resource allocation requires that resource allocation and current resource
usage be compared periodically so that competition for resources remains controllable.
Since billing is likely to be done on a per-VC or per-user basis, resource allocation is
logically done on the same basis. However other options for resource allocation on a per
Virtual Path (VP), per-destination or on a load-based basis are possible.
We assume that resource allocation is done on a per-VC basis. Thus the resource
needs of each VC are evaluated, fulfilled and updated periodically. An efficient way to do
this is to find a set of parameters that best captures the resource needs of a particular VC.
These parameters must be obtained at call setup time, and also updated periodically to
ensure that a VC does not start demanding more resources than it originally contracted for.
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Some translation of these parameters must be directly measurable from the cell
stream since that is the only accessible information once a call has been setup. These
parameter values must be translated into resource needs by the network congestion control
layer, and congestion control decisions can thus be made on current traffic statistics instead
of those negotiated at call setup time.
1.7 Criteria for Resource Allocation Parameters
The most crucial function of the resource allocation parameters is to accurately
predict the probability that QOS is likely to be compromised. The unknown distributions of
incoming packet arrivals on different VCs must be characterized according to their network
resource needs - both the average resource needs and their probable peak resource needs so
that the network can be engineered to account for improbable occurrences. Also
distributions need to be categorized according to their extreme behavior - distributions that
are unlikely to change significantly during a short period of time need not be monitored as
closely as distributions that quickly overload the system. Time is also needed for any
feedback mechanisms within the congestion control process to take effect.
Since the network has little time to react to a congestion threat, these parameters must
be accurately measurable in real time - the speed depending on the rate at which the
network is running and the available buffer resources. The network needs enough time to
react to an overload with appropriate congestion control measures; resource allocation and
reallocation also need to be done with minimum delay.
Since these parameters will be evaluated for each VC, they must be as small in
number as possible, and as cheap as possible to measure from the cell arrival stream.
Additional hardware for traffic monitoring should be kept at a minimum and parameters
that are used in other aspects of network management are preferable to parameters which do
not contribute information to other aspects of network activities.
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Ideally, these parameters should notice underloading as well as overloading so that if
a VC is unusually quiet its resource allocation can be transferred to other more needy
customers.
Thus a list of some criteria for resource allocation parameters is:
* Accurately predict probability of traffic overload.
* Describe average resource needs of traffic.
* Describe peak resource needs of traffic.
* Describe or bound the tail behavior of traffic distribution.
* Measurable in real-tine with millisecond or better resolution.
· Small in number as possible :minimize processing cost.
* Minimum hardware cost for measurement.
* Should overlap with parameters used for other network management activities.
* Should notice underloading.
1.8 Scope of Analysis
The first step towards defining such a set of parameters is to evaluate resource needs
for various combinations of network configurations and incoming traffic. We consider a
single switch (i.e. a node in the network) under different traffic conditions, and use two
techniques to evaluate resource needs at this level.
We examine two network resources that are likely to be precious:
Network Resources Examined:
* Buffer memory needs at switch interfaces.
* Transmission Bandwidth needs between switching nodes.
We examine the three classic types of switch architecture:
Switch Architectures Examined
* Input buffered Switch
* Output buffered Switch
* Shared output buffered Switch
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The two techniques we use to examine resource needs are
Techniques Used
* Matrix Analysis
* Computer Simulation
Each technique has features and disadvantages which are also discussed.
Different services will require different Quality of Service guarantees. This study
focuses on the two QOS criteria of cell loss probability and cell delay. The resource needs
of a virtual circuit depend, of course, on the QOS it demands. Following the guidelines set
by Cooper in [Cooper 89], we define the following criteria:
Quality of Service Criteria
* Maximum Cell Loss Probability = 10- 7
* Maximum Delay per switching node = 0.5 msec
* Maximum bit rate per Virtual Circuit (VC) = 155.52 Mbits/sec = ATM rate for
STS-3c link
1.9 Plan of Thesis
We start by describing the ERW model for packet traffic sources used in this study.
This model, one of many in the literature, allows easy description of variable-rate correlated
bursty tratic, and is defined by five parameters. The model also describes traffic that is
likely to be very problematic to network management, providing a worst-case scenario.
Then we describe the three switching architectures in detail, including a general
discussion of relative implementation and performance advantages between the
architeciures. Also, we provide explanation for the choice of a realistic buffer size of 200
cells per STS-3c line.
The first technique described is the matrix analysis technique. The mathematical
details of the technique are outlined and a description of implementation constraints
follows. This technique provides very accurate results for the cases discussed. However, it
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is not easily applicable to all three switching architectures, and works only for a specialized
subset of setups; it thus limits the flexibility of comparisons as well as the types of
collectable statistics. We discuss some useful results, as well as the features and
vulnerabilities of the technique itself. Chronologically, this technique was investigated
after the computer simulation technique and it was thus possible to directly compare the
two techniques on the same setup; the two techniques yielded almost identical results.
The computer simulation technique, while it remains vulnerable to inaccuracy, can be
used to investigate all three switching architectures under a wide variety of operating
conditions. We first describe the simulator itself and outline a series of tests which prove
its accuracy on setups that have already been analyzed mathematically. Then we examine
each of the three switching architectures separately. In each case, we examine resource
needs for various permutations of the five traffic source model parameters and look for the
relative impacts of changing each of the parameters.
The input buffering architecture cannot be easily simulated in full accuracy, and the
experiments are thus limited to a few key concepts. The output buffering architecture is
analyzed in great detail. We consider here different sets of constraints, including varying
the output rate and the number of entering sources. The examination of this architecture
provided some insights into robust ways of examining resource needs, and into the
mechanisms behind buffer overflows.
The examination of the shared output buffering architecture benefited from
experiments involving the output buffering architecture; only the most robust technique
from the previous chapter was applied to the shared output buffering architecture.
We conclude by examining the relative performance of the three architectures on the
two resources examined, with some speculations about relevant parameters. We also
outline some inaccuracies in, suggestions for, and possible improvements to the delay
requirements used and the computer simulation technique itself.
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Chapter 2
Models for Traffic Sources
Models of ATM and similar discrete-cell traffic sources are a subject of considerable
controversy. The distribution of packet arrivals on VCs for future network services is
largely unknown, and even the relative validity of different guesses and estimates is not
easily determined. The distribution by which packets arrive can be completely
deterministic (i. e. at the edges of the network where packets can arrive in lock-step fashion
based on the generating equipment) or they may be completely random and memoryless
which is more likely at the center of the network after they have been scattered through
several network nodes.
Some assumptions and extrapolations are possible. The prospect of variable rate
traffic in an ATM network inherently causes the phenomenon of burstiness where packets
tend to arrive in bursts more often than evenly distributed. hus during a period of high bit
rate, packets arrive very close together, and during a low bit rate period, the packets are
unusually sparsely spaced.
Also, since ATM cells are fixed at a size of 48 bytes of payload each, each user is
likely to split up an information payload over several successive ATM cells. Almost all
services, except perhaps for real-time voice, are likely to transfer information in packets
larger than a single ATM cell payload. These information packets will be split up by the
end equipment into a series of ATM cells, and the resulting cell stream will enter the
network in a strictly deterministic way. The inter-cell spacing will be determined by the
details of the generating equipment and the packet size.
The steady rate at which end equipment is likely to produce the cells belonging to a
single information packet introduces very definite source of correlation between successive
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packet arrivals on a VC. The length of the packet itself introduces a clear source of
memory in the arrival stream. If all packets are of a fixed length of 480 bytes, for example,
then each packet would require exactly 10 ATM cells (with 48 bytes of payload each) and
there would be a definite memory of the transmission duration of 10 ATM cells in the
arrival stream. Furthermore, the details of the application between information packets
would also determine the statistical properties of periods when cells were not entering the
network, i.e. the silence periods.
The decorrelation of the packet stream as it traverses the network cannot exceed the
cell propagation delay, and is likely to be far less. Thus longer-term correlations will be
maintained even in the central nodes of a large network. Also, high capacity services which
utilize large portions of the connecting links cannot be multiplexed together in large
numbers. Decorrelation effects are also reduced for situations with only a small degree of
statistical multiplexing.
The classical traffic models are memoryless sources such as a Poisson or Bernoulli
arrival stream. The literature is well-developed in this field, and complete formulas are
available for buffer occupancy distribution, cell delay distribution, average waiting time,
busy period distributions for servers, etc. For such memoryless models, most of the
relevant behavior of a system can be adequately described. [Gross 74]. For example,
Hluchyj and Karol have examined the three switch architectures that we consider for
memoryless Bernoulli sources [Hluchyj 89].
However, studies have shown that the variable-rate and bursty nature of packet traffic
can greatly affect performance of the network [Descloux 88]. Analytic Poisson-type
models may be mathematically tractable, but such models often yield inaccurate estimates
for the resource needs of bursty traffic [Ramaswami 88] [Cruz 88].
Many different models for sources of bursty correlated traffic have been suggested
[Descloux 88] [Suzuki 89] [Ramaswami 88] [Heffes 88]. Chu has examined the buffer
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memory needs for batch Poisson sources using a simulation [Chu 70] where the concept of
bursty packet arrival is incorporated, but correlation within a burst is not.
This study simulates the model proposed by Eliazov, Ramaswami and Willinger
[Eliazov 89], henceforth called the ERW model, to examine resource needs for different
switch architectures. This packet source mnodel incorporates the concepts of variable packet
arrival rate, correlation within bursts, and periodicities in the cell arrival stream. It reveals
the sensitivity of the switch architectures to both memory and correlation in the traffic
stream.
2.1 The ERW Source Model
Eliazov, Ramaswami and Willinger discuss several different variants of a basic
model [Eliazov 89]; we use only the following version. Our ERW source model alternates
between active and silent modes. During a silent mode, no cells are produced; during an
active mode cells are produced at regular intervals. The distributions for the length of the
silent and active periods are mixtures of two geometric distributions. This source model
captures both burstiness and periodicities in the cell arrival process, and it allows
independent specification of the first two moments for the distributions of active and silent
period lengths. Also, the choice of a mixture of two geometric distributions produces
distributions with long tails that capture a worst-case traffic scenario. The unique
characteristics of this model lie in the specification of two moments of the distributions, and
in the choice of distributions with long tails.
The source model describes services that break up a logical unit of information into a
series of ATM cells. These cells are likely to enter the network at a constant rate, since
they are created at regular intervals by the encoding equipment. One example of such a
service would be packetized video where a single video frame would be transmitted in a
burst of ATM cells. Another example is Switched Multimegabit Data Service (SMDS), a
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connectionless data service proposed by Bellcore that requires several ATM cells to carry a
single packet of information.
2.1.1 Parameters of the ERW Model
The ERW source model operates on 5 parameters [Eliazov 89]:
1. rm(a) = mean duration of an active period
2 c2 (a) = coefficient of variation of the active period durations
3. k = cell interarrival spacing during an active period
4. rn(s) = mean duration of a silent period
5. c2(s) = coefficient of variation of the silent period durations
The coefficient of variation c2(a) is related to the variance Ga2 of the distribution of
active period lengths by the formula:
Ga2 = ((a)) 2c2(a)
c2(s) is defined similarly. Figure 2-1 provides a snapshot of the arrival stream for the
ERW source model, showing the significance of the k parameter.
2.1.2 Markov Process underlying Implementation of ERW Model
The ERW source model can be described by and implemented through the Markov
state diagram shown in Figure 2-2.
This implementation has 6 transition arc probabilities:
1. a(a)
2. pl(a)
3. P2 (a)
4. o(s)
5. pl(s)
6. p2(s)
These 6 transition arc probabilities are determined as follows:
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1 2a(c(a) -1 r(a) + 2(a) + (c2(a)+ )m(a)+ 1
- rn(a)-2co( = r(a)
2(a) m(a)-2(1--a)
m(a)
a(s) = ( __ M(s) +l I
2 (c2(s)+ 1)m(s)+ 1
m(s)-2a(s)
PlS) (s )
= m(s)-2(1 -o(s))
P2(s) rm(s)
2.1.3 General Equations for ERW Model
The average arrival rate X for an ERW source is specified by:
m(a))~=k(m(a) + rm(s))
The peak arrival rate is specified by:
1Peak Rate =-
k
The burstiness factor b of the traffic is defined as:
b Peak rate + m(s)
Average rate rm(a)
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Chapter 3
Switching Architectures
This study considers three types of switching architectures:
1. Input Buffered Architecture
2. Output Buffered Architecture
3. Shared Output Buffered Architecture
3.1 Input Buffered Architecture
In the input-buffered architecture, the incoming traffic is bandwidth-linited before it
enters the switching fabric. The switching fabric operates at the samne speed as the input
and output links. In a completely input-buffered architecture, the switch can only process
the cell at the head of the input queue; cells destined for idle output ports can be blocked by
a single cell destined for a busy output port; the perfonrnance effects of such head-of-the-
line (HOL) blocking are further discussed in Chapter 6.
In an NxN switch operating at the high utilization level of p = 0.9 the probability of
more than 8 input ports simultaneously requesting a particular output port is less than 10-6.
according to Yeh and Hluchyj [Yeh 87]. We follow the example of Eliazov [Eliazov 89] in
limiting our examination to an 8x8 switch for this architecture. Figure 3-1 gives the
schematic setup for an 8x8 switch.
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3.2 Output Buffered Architecture
In an output buffering architecture, all arrivals at a single output port share memory.
For a NxN switch, the intermediate bandwidth is N2 compared to an input and output
bandwidth of N. Figure 3-2 shows the schematic for a complete NxN switch; queueing
results when multiple inputs request the same output.
3.3 Shared Output Buffered Architecture
In a shared output buffered architecture, different output ports share a common
memory pool. The extent of sharing is flexible. In an NxN switch, for example, sets of M
inputs may share a common memory pool. This allows the benefits of limited memory
sharing without requiring unrealistic performance criteria for the memory hardware.
The schematic for a NxN output-buffered architecture with M inputs sharing a
common buffer is given in Figure 3-3. Such a switch maintains the N2 intermediate
bandwidth of the output-buffered architecture, but allows greater sharing of buffer
resources. If other ports are idle, a single output port can in theory fill all of the memory it
shares with the other M-1 ports in its set. So, if traffic entering the switch unusually favors
a particular port, a shared output buffering architecture ensures that the probability of cell
loss is minimal since the available buffer is larger than in the other two architectures.
Generally, an even traffic mix assures even usage of memory and even removal of
cells from the memory. Under this assumption of even traffic mix, since several output
ports are busy emptying the memory, the delay for any of the ports should not increase
significantly. Thus, for statistical multiplexing, this architecture is ideal; resources are
shared even more efficiently than in the output-buffered case.
Under the focused loading scenario where most of the packets entering the switch
request a particular output port, the buffer will be cleared only by that port. So the delay
may become unacceptably large even though cell loss is minimal.
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Thus the assumption of an even traffic mix, used throughout this study, may be
overly optimistic in cases of focused loading.
3.4 Specification of Buffer Size
In all cases where the buffer length is not considered infinite, a buffer of 200 cells is
specified. This value of 200 was chosen for a variety of reasons.
An infinite buffer does not reflect the buffer's behavior after cells are lost, and the
maximum delay requirement in the QOS cannot be explicitly enforced. A more realistic
scenario is one where cells that would need to wait longer than the maximum delay
requirement are lost to congestion. A strict maximum delay requirement of 0.5 msec per
switching node can be enforced. This corresponds to a 200 cell buffer per output port;
when all 200 memory cells are full, new arrivals are discarded.
From a switch design point of view, a 200-cell buffer is very realistic. Several papers
[Kuwahara 89] [Suzuki 89] [Yeh 87] study ATM switches with 100 cell buffers per output
port. Assuming a general chip design heuristic that equal area on a switching chip be
allocated to logic and to memory, and using some common chip areas for ATM switch
designs by Hitachi and Toshiba, a 100 to 256 cell buffer is appropriate. The 200 cell choice
falls within this range.
No congestion control mechanisms are used in this study; cells are discarded without
reference to which source they originated from. Blen is fixed at 200 cells unless otherwise
mentioned.
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Figure 3-2: Schematic for an N x N Output Buffered Switch
Figure 3-3: Schematic for an N x N Shared Output Buffered Switch
with M = 2 (sharing between 2 output ports)
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Chapter 4
Matrix Analysis of a Bi-state Traffic Source
For a source model which generates cells in bursts, mathematical analysis is
cumbersome in all but the simplest cases. We use a simplified version of the ERW source
model. The model analyzed in this chapter alternates between active and silent modes. The
distributions for the active and silent period lengths are geometric; in the complete ERW
model, these distributions are mixtures of geometric distributions, allowing the second
moment to be independently specified as well. During an active period, cells arrive with an
inter-cell spacing k of 1. Thus the Simplified ERW model analyzed corresponds to an
ERW model with the following parameters constrained:
*k= 1
c2(a)= 1.0
*c 2 (s)= 1.0
The Simplified ERW model functions according to the Markov state diagram shown
in Figure 4-1.
We analyze the output buffering architecture described in the last chapter. Since each
source entering the output buffering architecture has memory, the system as a whole has
memory. In the output-buffered switch system, N inputs supply packets to a single output
sharing a single FIFO buffer. All N input sources are assumed to have identical traffic
characteristics, i.e. identical values for m(a) and m(s). Therefore the state of the system at
any time t can be completely characterized by two variables:
* Blen(t) = number of cells in buffer at time t
* M(t) = the number of sources in active mode at timne t
M(t) ranges from 0 to N(the total number of sources), and Blen ranges from 0 to
Bma(the total buffer capacity available).
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Daigle and Langford analyze this source model in the context of packetized voice
multiplexing [Daigle 86] [Daigle 85]. They consider a continuous-time approximation
where each cell slot is expanded into a stretch of continuous time. All events happening
within a single cell slot are considered to distributed evenly during this stretch.
This allows Blen(t) to change, in a continuous fashion, by at most cell at a time. If
for example, the queue is cleared at the rate of 4 cells per cell slot and no sources are active
(i. e. M(t) = 0), then the approximation allows the queue to be reduced by one cell every
1/4 cell slot. Similarly if M(t) = 8 and the queue clears at 4 cells per slot, then one cell is
added every 1/8 cell slot, and one is removed every 1/4 cell slot.
Such a continuous-time setup where Blen(t) changes by at most one cell at a time
corresponds to a setup where M(t) likewise changes by at most one source at a time. The
resulting phase process describing the number of active sources is a birth-death Markov
chain which greatly limits the connectivity of the Markov process describing the complete
system.
A transition in the state process of the system can be made to or from any state from
only three neighboring states. The increase in buffer occupancy is determined by whether
the state of the phase process exceeds the capacity C of the output link. Thus, if the current
state of the system is given by Blen(t)= 10,M(t) = C + 2 , then the three possible transitions
are to the states given by Blen(t+l)= 1,M(t+l)=C+2 , { Blen(t+l)= 1,M(t+l)=C+3 ,
and Blen(t+ 1l)= 10,M(t+ 1) = C + 1 .
Thus, the limited connectivity greatly simplifies the state transition matrix of the
system, yielding a purely tridiagonal transition matrix. This process does not examine
situations where the number of active sources can change by more than one. To look at
buffer overflow statistics when multiple packets arrive simultaneously at an almost full
buffer, we consider the following discrete-time framework.
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4.1 Simultaneous Arrival of Multiple Cells
If the number of sources active in a particular cell slot is allowed to jump
instantaneously by more than one, the resulting phase process has greater connectivity and
can no longer be analyzed as a birth-death process. Since the sources are assumed to be
statistically independent of each other, this allowance of simultaneity says that, given N
sources in the system, the number of active sources can go from 0 to N in a single state
transition.
State transitions can now be synchronized to cell slot boundaries. The degree of
connectedness in the Markov process describing the total system depends on the number of
sources in the system; connectedness is still local. For example, if there are 10 sources in
the system and the output rate is I cell per slot, then the buffer length state can increase by
up to 9 cells in a single state transition. However, the probability of all 10 sources being
active simultaneously is quite small; the outer limits of the connectedness in the Markov
process can be misleading for this reason.
The previous restriction that k = 1 greatly helps to simplify the Markov process.
Each active source produces exactly one cell every slot during an active period; the memory
of the Markov process does not have to incorporate the inter-cell spacing as well as the
memory within an active period. This allows the evolution of the buffer to be completely
determined by the number of active sources; the interarrival history per source does not
need to be explicitly included. This greatly simplifies the resulting matrix structure. This
approximation would also correspond to any unusual applications where all active sources
within a system are synchronized in their packet interarrival times; if, for example, a system
was constrained so that active periods could only begin on even cell slots and sources had a
kof2.
The value of M(t) has a strong impact on the probability distribution for M(t+ 1). For
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timing purposes, it is assumed that at the start of every cell slot, one cell leaves the buffer,
and then M cells enter the buffer. Also, corresponding to the logical cause-effect
relationship, M(t) takes on a new value before Bien(t) is affected. Therefore, given
M(t) = 5 and Blen(t) = 100, if M(t+l) rises to 8, then Blen(t+1) will rise to 107.
Given the state of the system ( Ben(t- ) and M(t)), Bien(t) is completely determined.
In general,
Blen(t) = Blen(t-l )+M(t)- 1
since M(t) sources have contributed cells to the buffer. However, two boundary
conditions need to be explicitly enforced: Blen can never have a value below zero or above
Bmaxr. Thus the buffer occupancy varies according to the equation:
Blen(t+l) = min(Bmax, (Blen(t) + M(t+1)- 1)+ ) (4.1)
The value of M(t+ 1) follows a different distribution based on what the value of M(t)
is. Thus, the probability that M(t+ 1) = N is greater if M(t) = N- 1 than if M(t) = 0 since the
sources have different probabilities of being active at time t+ based on whether or not
they are active at time t.
Given M(t) active sources at time t and given the source model in Figure 4-1, there
exist M(t) random variables Y through YM(t) all of which follow the probability
distribution:
P[Yi] - -Pa, Yi = 1
~~P[Y]= La, Yi=O
Similarly, there exist N-M(t) random variables Yl through Y'N-M(t)1- all of which
follow the probability distribution:
P[Yri] = Y p Yi=
l-ps, i= 
Let Sa = iYi and S'a = i
Then,
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P[Sa]= () (1 Pa)k (p)a-k, Sa=k
and
P[S'a] = (ps)k (1 ps)a- k, Sa = k
The evolution of M(t+ 1) follows the equation:
M(t+ 1 ) = SM(t) + S'N-M(t)1
Thus,
P[M(t+1)=blM(t)=a] = P[Sa+S'Na=b]
a
P[M(t+ l)=bIM(t)=a] = i P[Sa=j and S'Na= b -J]
j=o
The complete formula is thus:
P[M(t+l)=bIM(t)=a]
() (1 -PaY (pa)aj ( )(ps)b-j ( ps)-a -(b- j) (4.2)j-0 j ~~b-j
Thus the probability distribution of M(t+l ) depends only on M(t).
4.2 Marginal Distribution of Buffer Occupancy
The Markov process for the system can be described by a state transition table which
incorporates all possible state combinations of Blen and M(t). The evolution of Blen(t+l)
depends on both Blen and M(t). In order to find the distribution for Blen, calculations need
to maintain the state of both Ben and M throughout the derivation of limiting state
probabilities. Once the limiting state probabilities are known for all combinations of Blen
and M, the distribution of Blen can be calculated by summing over relevant values of M.
A simple way to structure the problem is a state transition matrix with blocks. Each
block in the state transition matrix is defined to be a section of the matrix that covers all
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possible values of M for a particular value of Blen
.
When the resulting transition matrix is
processed to give limiting state probabilities, the sum of the limiting state probabilities over
a particular block will yield the limiting state probability of that value of Blen.
Since M ranges from 0 to N, the matrix is tiled with regular square blocks of size
(N+l)X(N+I) as shown in Figure 4-2; each block corresponds to a particular Bien value.
The state transition matrix seems at first to be very large, having Bmax(N+l) rows and
columns - [Bmax(N+l)]2 entries. For a 8-source system with 200 cell buffer, this yields a
1800 x 1800 matrix.
The matrix is very sparse however, with very few non-zero entries and valuable
structural symmetry in the placement of non-zero entries. For each set of values for Blen(t)
and M(t) (each row of the transition matrix), there are only N+ 1 columns with non-zero
entries. Each of these columns falls in a different block, since Blen(t+l) is determined by
M(t+1). Given, for example, a current state of the system of Blen(t) = 20 in a system with 8
sources (i. e. N = 8), Figure 4-3 shows the resulting rows in the transition matrix for a
block of values of M(t); a label of vab is put on all non-zero elements, where Vab is
determined by equation (4.2) as:
Vab = P[M(t+l )=bM(t)=a]
For rows of the matrix corresponding to Blen < N, the matrix entries are deformed by
boundary conditions, since Blen cannot be negative. At the other boundary, the entries are
not deformed since overflow cells are simply discarded; the block structure is simply
truncated at Bmax. Therefore, all rows of the matrix corresponding to Blen z N, that is all
rows after the (N+1)2th row fall into the blocks shown in Figure 4-3.
4.2.1 Boundary Effects for Blen < N
At values of Blen < N, the block structure is no longer so regular. In this range of
Blen, the range of possible M values becomes limited. Certain combinations can be ruled
out on an a priori basis since they are not possible in a real system.
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This phenomenon is best explained with an example. If Bien(t)=3 and N=8, the
range of consistent values for M(t) can be deduced as follows. M(t) cannot have been
greater than 4 in order for Blen(t) to be as low as 3; any higher value of M(t) would have
resulted in a higher value of Blen(t). Although N is 8, the range of M(t) is limited from 0 to
4. This means that the rows corresponding to inconsistent values of M(t) within the block
corresponding to Blen(t)=3 have no non-zero elements, which defines the matrix rows 23
through 27.
The range of M(t+l) can be similarly deduced using Blen(t+l). So, for all values of
i < N, among the columns corresponding to Ben = i, all columns corresponding to
M(t+ 1) > i have no non-zero entries. For the Blen(t) = 3 example, in the block corresponding
to Blen(t+l)= 1 the columns where M(t+l) > I are zero, which corresponds to the matrix
columns 3 through 9.
Since the values of elements in the transition matrix are independent of the value of
Blen, the matrix settles eventually into a set of N+ 1 repeating rows, where the rows repeat
with a constant shift so that non-zero elements are centered around the diagonal. In a sense
this so-called banded structure reflects the fact that the buffer evolution over a single cell
slot is localized to a finite set of neighboring values, in this case an increase of at most N- 1
cells.
Thus the transition matrix can be structurally divided into two distinct parts. The
matrix begins with a set of (N+1)2 boundary rows; C, the number of boundary rows, thus
equals (N+1)2 . After this, the matrix settles into sets of D = N+ 1 repeating rows. The
information content of the matrix from this point can be captured by a diagonally aligned
segment of the matrix which has (N+ 2)x(N+ 1) columns and D rows.
This structure of the matrix can be exploited in many ways. The information content
of the matrix becomes independent of the value of Blen which allows the recursive
evaluation of limiting state probabilities even for very large buffer lengths. The repeating
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row structure allows the actual calculations needed to be greatly reduced, and evaluation of
the distribution for large values of Blen is not significantly more difficult than for smaller
values.
4.3 Finding Limiting State Probabilities
A number of algorithms are available for finding the limiting state probabilities for
such a transition matrix. Daigle and Langford use Neuts' method on their tridiagonal
transition matrix [Daigle 86]. This transition matrix is not tridiagonal. Its non-zero
elements lie in a broad band around the diagonal from 2N+1 columns to the left of the
diagonal to (N+1 )xN- 1 columns to the right of the diagonal.
This banded matrix was solved using the Grassmann, Taksar and Heyman (GTH)
matrix solution method [Heyman 87]. The GTH method uses the following algorithm to
find the limiting state probabilities:
Pij denotes the state transition probability from state i to state j; these are directly
available from the state transition matrix. Let us first consider a finite state transition
matrix of size NmatXNmatr
First, we initialize two matrices aij and bij to 0; both are of the same size NmatXNmat
as the transition matrix, and hold intermediate iteration values. An array of size Nmat holds
partial sums Sn, also initialized to 0. An array rij of size Nmat which holds the stationary
probabilities is initialized to 1.
The algorithm proceeds as follows:
1. For n = Nmat, Nma t - 1, ... , 1, do:
Nmat
a. bnj =Pn + anmbmj, j=O, l,...,n-1.
m=n+l
n-I
b. Sn = bnj
j=O
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Nmat
c. ain = (Pin + aiIbrn )x , i= 0, 1, ...,n-.
m=n+l n
2.SetTOT= 1
3
. For j = 1, 2, ..., Nma, do:
j-I
a. j = Z7iaij
i=O
b. TOT = TOT + 
4
. For j = 0, 2, ...,Nma, do:
Ii.
TOT
4.3.1 Exploitation of Matrix Structure
Our version of the GTH algorithm, a recent improvement [Heyman 90], allows the
exploitation of the repeating-rows structure of the transition matrix. After the C = (N+1)2
boundary rows, the informnnation content of the matrix can be represented in a matrix with
(N+ 2)x(N+ 1) columns and D = N+ rows, corresponding to a diagonal slice of the state
transition matrix, as explained in Section 4.2.
Grassmann and Heyman explain that for a matrix with C boundary rows and blocks
of D repeating rows, the values of aij and bij also settle into blocks of D repeating rows for
a large enough value of Nmat [Heymnan 90]. They show that, for any £ > 0,
aij = ir aij(Nmat)
Nmat' - ) o
= lim ai+Dj+D(Nmat+D) =ai+Dj+D, i > C
N mat - -
and similarly,
bij = lim bij(Nmat)
Smat 00
= lim bi+Dj+D(Nmat+D) = bi+Dj+D, i CNmat '
This property by which the aij and bij inherit the periodicity of the original Pij can be
used to terminate the iterations. Assuming a large enough value of Nmat so that the aij and
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bY have settled into repeating rows for values of i and j approaching Nmat, the following
terminating condition can be used for arbitrarily small £:
(aij - ai+Dj+D)l < E for D consecutive values of i,
all relevant values of j.
4.4 Implementation
In a real system, failures or breakdowns may result in a system which starts in one of
the nonrmally impossible states described in Section 4.2.1. Such a possibility can be
described using a transient state idea where the system will exit inconsistent states at the
next transition, and will not be able to enter inconsistent states. A state transition matrix
that includes such transient states can be constructed easily from the original matrix. The
all-zero rows correspond to the system beginning in an inconsistent state; they are filled in
with transition probabilities computed from Equation (4.2). The all-zero columns
correspond to transitions into inconsistent states; these remain all-zero.
However, since the GTH method requires that the Markov chain be ergodic, such
transient states need to be removed from the chain. Rows and columns corresponding to
transient states (in this case the inconsistent states) are removed. This yields a square
matrix with functional blocks that start at 2x2, and symmetrically grow into a (N+1)x(N+1)
pattern as shown in Figure 4-4.
The core of the GTH algorithm was previously implemented by Dan Heyman in a set
of Fortran routines. The implementation allows minimal memory usage by operating only
upon a diagonal slice of the transition matrix representing the information content of the
repeating rows. Thus the routines process only a diagonal slice of all three matrices Pij, aij
and bij; the total size of the transition matrix never enters the calculation or the memory
needs. This allowed calculation of buffer occupancy probabilities for very large values of
Blen, the only limiting factor being the arithmetic precision for very small numbers.
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Iterations were continued until the maximum discrepancy between successive
iteration results for the diagonal slices representing aij and bij was less than £ - 10-14.
A set of C programs were written to create the complete transition matrix for any
specified values of m(a), rm(s), and N; these routines implicitly embedded the varying
functional block sizes and shapes into a single transition matrix. The Fortran GTH routines
accepted this transition matrix and produced the full set of limiting state probabilities. A
second set of C programs were written to decode these limiting state probabilities according
to the embedded block structure, removing the phase information and thereby producing the
buffer occupancy distribution.
The GTH algorithm converged very quickly on all the transition matrices observed,
taking less than 10 iterations to achieve the desired e value. This reinforced confidence in
the stability of both the algorithm and the system under study.
4.5 Results
This method produces buffer occupancy distributions for setups that are assumed to
have "infinite" buffer size - i.e. the dynamics of cell loss are not taken into account.
Resulting buffer occupancy distributions revealed a few interesting trends overall.
When cell loss probability was plotted on a log scale against the buffer length, the
resulting buffer occupancy distribution quickly settled into a perfectly linear tail.
Comparing this to simulator results for runs of different lengths in Figure 6-2 shows that the
simulation runs tend toward this straight line behavior as the runs get longer and the data
becomes more statistically reliable.
Although this straight-line tail behavior can be guessed from the simulation runs, the
matrix results show the behavior very clearly. The slope of the buffer occupancy
distribution, when calculated on a log scale, settles rapidly into a constant value with no
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fluctuations whatsoever. This means that given a buffer occupancy distribution for
Bien < Bmax, the distribution can be extrapolated with complete reliability to calculate cell
loss probabilities for larger values of B en' Of course, the implicit assumption of an
"infinite" buffer remains; such extrapolation will be inaccurate in situations where cell loss
dynamics affect buffer occupancy.
4.5.1 Comparison to Simulator Results
The resulting distributions for buffer occupancy compare very favorably with the
results from the simulator. Figure 4-5 compares analysis and simulation results for a case
where N = 8, m(a) = 10 and rm(s) = 90; the distributions are almost identical for low values
of Blen but start to diverge for higher values of Blen
To compare the distributions more rigorously, the distributions were compared on a
point-by-point basis using the PP-plot technique. Given that PA(Ben) represents the
analysis distribution, and P(Blen) represents the simulation distribution, this technique
plots, for each value of Blen, the cumulative probability of PA from 0 to Blen versus the
cumulative probability of PS from 0 to Bilen. Thus, if the distributions were identical, the
resulting PP-plot should be a line with slope 1. The PP-plot in Figure 4-6 shows that by
this technique the two distributions are almost identical.
This technique deemphasizes the tails of the distribution however, and this is where
the two distributions diverge. Therefore, a reverse pp-plot which looks at the cumulative
probability measured starting from a maximum value of Bilen would be more revealing.
Figure 4-7 shows a comparison where a reverse pp-plot starting with a value of Blen = 200
compares the analysis distribution with simulation results of various run-time lengths. A
log-log scale is used to further focus on the tail behavior. Here we finally see
differentiation between simulation and analysis results. As the run length of the simulation
is increased, the distribution comes closer and closer to the analysis results. This validates
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the intuitive idea that a longer simulation provides a better approximation of the
distribution's tails, and it also greatly validates the accuracy of the simnulator in general.
4.5.2 Other Experiments wvith the Matrix Method
The C programs allowed different values of rm(a), rn(s) and N to be easily changed.
This allowed some flexibility to experiment with this system.
Figure 4-8 shows the results for changing N when rm(a) = 10 and rm(s) = 90. Since the
average arrival rate per source X is 0.1, increasing N increases only the overall load on the
system p; N can range from 1 to 9. Here, the effects of changing the load on the slope of
the buffer occupancy distribution are clear.
Another easily investigated phenomenon is the effect of the cycle-time choice. We
consider the case where N = 8 and p = 0.8, and the cycle-time m(a) + rn(s) is increased by a
factor of 10. Figure 4-9 shows a scaled comparison where the buffer length distribution for
the trial where the cycle-time equals 1000 cell slots is scaled down by a factor of 10 and
compared with the trial for a cycle-time of 100. The scaled comparison of the resulting
distributions reveals that the cycle-time can be exactly scaled out of the buffer occupancy
distribution, validating the results of the simulation trials.
Since the matrix method allows us only to manipulate N, m(a) and rn(s), the effect of
different burstiness values can be investigated only by changing N. Figure 4-10 shows
different combinations of N, rm(a) and ni(s) which create the same load p and have the same
cycle-time of 100 but very different values of burstiness b. Once again, the effects of
burstiness are clear, but since N is varying with b, the experiment has several factors at
work; this difficulty will be explained further in Section 7.3.1.
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4.5.3 Limits of Matrix Analysis
The limits and advantages of such analysis techniques are worth summarizing. The
repeating row structure of the matrix is a great boon. From the buffer occupancy output of
the analysis, it becomes clear that the tail of the distribution rapidly converges to a
completely constant slope on a log scale. Thus even very small probabilities can be
determined with high accuracy by extrapolating the tail linearly on a log scale. Thus,
expanding the analysis to a much larger buffer length offers only minimal problems.
Perhaps the only limit is the limit of the floating point exponentiation on the computer, and
even this can be overcome with clever adjustments. Thus an "infinite" buffer does not pose
i problem.
The number of sources N however does affect the size of the computation. The
number of elements in the repeating rows grows as N2 since each block grows linearly with
N in both width and height. The number of repeating rows grows linearly with N. The
boundary calculations suffer even more; as N grows, the number of boundary equations
grows with N2 and so do the number of elements per row. Thus N is a definite limiting
factor in this matrix analysis technique.
As m(a) and/or rm(s) increase, the transition probabilities become very low.
Depending on the floating point precision of the computations allowed, this limits the
accuracy of the resulting probabilities significantly; very large values of m(a) and m(s)
cannot be processed accurately.
A serious handicap to the analysis method is the assumption that k = 1. Since the
interarrival rate k is crucial in determining both the burstiness of the traffic and the resulting
buffer needs, fixing the k to 1 is very restrictive. For higher values of k however, the
number of state variables needs to be increased drastically if the same degree of time
resolution is desired.
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For this level of time resolution where one state transition occurs every cell slot, a set
of k state variables are needed to describe the phase of the system, counting how many
sources are in each of the interarrival states. In this case, both the source model and the
resulting matrix structure become considerably more complicated. Each of these k source
state variables can assume values ranging from 0 to N; creating in a sense a matrix with
k-dimensional blocks. This places the total number of elements in a block for a value of
Blen value at (Nk)2 instead of the current value of N2. The resulting calculation needs
rapidly become intractable in this particular implementation.
For a lower degree of time resolution, some approximations reduce the complexity of
the computation. Consider, for example, a case where k > 1. This approximately follows
the following evolution equation:
_M(t)~
Blen(t+ 1) = min(Bm,,ax, (Blen(t)+ [ -t + mod(M(t),k)-) +) (4.3)k
Here t increments by 1 once every k cell slots. Equation (4.3) results in a very
similar computation to the k = 1 case, with minimal increase in complexity and no increase
in memory needs.
The instantaneous inaccuracy of Equation (4.3) in following the per-cell-slot buffer
evolution is inherent. For any particular value of M(t), the actual buffer occupancy may
tend to be up to k - 1 cells above or 1 cell below the values given by either Ble,,(t) or
Blen(t+l ).
The inaccuracies in the M(t) used by Equation (4.3) in representing the phase process
are more subtle. The number of active sources in a real system could jump through several
values between the evaluation of M(t) and M(t + 1) without reaction in the Markov process.
Thus, under such an approximation, a total of up to (k- )xN cells could be overlooked by
the process during every single state transition. The probability of such cell overlooking
can be greatly reduced by forcing the active period length to be much greater than k. This
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ensures that the process is not likely to overlook cells during consecutive state transitions.
As rn(a) becomes larger compared to k, the probability of cells being overlooked
consecutively is further reduced. By minimizing the probability that cells are overlooked in
consecutive time slots, the probability of overlooking significant increases in buffer
occupancy is reduced.
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Figure 4-1: Markov State Diagram for Simplified ERW source model
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Figure 4-2: (N+1) X (N+1) Logical Block Structure of the State Transition Matrix
(Shading changes indicate block boundaries)
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Chapter 5
Description of the Simulator
The simulator is written in C++, runs on a VAX 8650 [Eliazov 86]. It is event-
driven, and implemented as a collection of independent processes which can access and
modify common information. Thus, a communications network can be modeled with
independent processes representing the packet sources, multiplexors, switches and links, as
well as the collectors of relevant statistical measurements.
The processes in the network are C++ functions which request processing time from
and schedule future events with the master scheduler program. The scheduler, working
much like a UNIX operating system kemrnel, uses the TASK system [Eliazov 86] to
coordinate, schedule, and terminate processes. This allows processes to operate in parallel
and simulates concurrent and independent events. Communication between processes is
accomplished by modification of both global and local data. Packets, for example, are
"moved" by changing their ownership field, etc. The time resolution of the simulator is one
cell slot.
5.1 Creating the Simulator Setup
The simulator contains the code for creating basic components of a packet network
such as cells, FIFO queues for cells, histograms for data measurement, and transmission
links. Larger components such as switches, sources and sinks are created from these
building blocks.
Each network model consists of a set of C++ programs which are mutually consistent
and can communicate properly with each other. The simulator starts with a main program
that specifies the size of the network and the characteristics of each component. This main
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program creates processes for each components, sleeps for the runtime of the simulation,
wakes p, kills all the component processes, and prints the collected data. During a
simulation run, components cannot be modified in real-time, but the main program can be
programmed to change the network topology by making conditional decisions, etc.
5.1.1 Network Components
The basic components used in this study are traffic sources, multiplexors, switches,
sinks, and traffic watchers.
A traffic source produces packets (C++ objects) according to a specified pattern or
probability distribution. The code for the ERW traffic source was available courtesy of
T. Eliazov. In order to simulate statistically independent traffic sources, parameters were
added to the ERW source to allow the source to start transmission after a random time
delay. This insured that a network with multiple sources would not suffer from the
"startup-gate" phenomenon; all incoming sources started at uniformly distributed times
during the first cycle-time of the simulation run. Other modifications to the source code
involved the implementation of a maximum burst length through a truncation of the mixture
of geometric distributions.
Sinks remove packets from the network. By specifying parameters for both the
length of time needed to destroy a packet and the frequency with which the queue was
checked for waiting packets, the bandwidth allocation could be specified even in fractions
of cell slots. Thus a sink with bandwidth of 1.5 cells/slot would check the queue every 2
cell slots and remove up to 3 cells at a time from the queue.
The multiplexor and ohe switches with output-buffering and shared-output buffering
architectures use the round-robin queue serving discipline to maintain fairness of service
among the incoming traffic sources. The multiplxor and switches transfer incoming
packets to output queues and drop (destroy) any packets that cause the allotted bandwidth to
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be exceeded. No congestion control is used in determining which packets are dropped;
packets are destroyed without respect to their source's history or their position within a
burst. Thus the resulting network is an unmanaged one.
Watchers observe one queue each, and record the queue's length at every cell slot.
Their measurements result in the buffer occupancy distributions for these queues. Packet
delay and packet loss distributions are accumulated by the multiplexors, switches and sinks.
5.2 Testing the Simulator against the M/D/1 Queue
The basic simulator was first tested by simulating the M/D/1 Queue and checking the
accuracy of the results against calculations done according to the Pollaczek-Khintchine
formulae. This exercise revealed some basic differences between discrete-time simulation
and classical calculations for continuous-time Poisson sources. It also exposed some of the
vulnerabilities of continuous-time approximations for discrete systems.
Since the maximum time resolution of the simulator is 1 cell slot, interarrival times
for the discrete Poisson source are always an integral number of cell slots in length. So the
resulting arrival rate X was accurate only when the average interarrival time ( = > 1;
this constrained X < < 1. ( = 0.01 gave very accurate results.)
In order to simulate a Poisson source with X > 0.01, many Poisson sources were
multiplexed to create an aggregate stream that behaved like a single Poisson source with a
higher arrival rate. This aggregate stream entered a queue which was served by a constant
rate, constant service time sink.
The limitations on the sink's behavior showed the second major difference between
the discrete-time simulator and the continuous time Poisson setup. The Pollaczek-
Khintchine formulae for mean waiting time and mean queue length in the M/D/1 queue
assume that in the continuous time case, there can only be a single arrival in a short instant
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of time dt. Since the simulator discretizes time into single cell slots, the probability of two
arrivals per slot is significantly high even for low traffic intensities; for any aggregate cell
stream, there is a distinct probability of coincident arrivals. Until this probability was
reduced to a very low value, the simulator could not accurately match the classical M/D/1
queue.
In order to reduce the probability of coincident arrivals, the sink checks for packets
once every time slot, but then takes a very long service time r to actually destroy a packet.
Since the traffic intensity p on the link is given by the formula,
p = NX'r,
a Xr value >> 1 increases p without increasing NX, so the probability of coincident
arrivals stays low. A r of at least 10 was needed before the discretization effects subsided.
Thus in order to simulate a classical M/D/1 queue, the discrete-time simulator needed
very low X on individual Poisson sources, an aggregate cell stream, and a very large service
time x on the sink. With X = 0.001, and X = 100, the mean waiting time and queue lengths
observed were within 1% error of the calculated values from the Pollaczek-Khintchine
formulae. Larger values of X or smaller values of r resulted in much larger error ranges.
In a real packet network, coincident arrivals are problematic in resource allocation.
The simulation of the M/D/1 queue shows that the Pollaczek-Khintchine formulae and
Poisson sources in general may not capture the system's behavior for setups where
congestion is caused primarily by competition between simultaneously active sources,
which would happen when bursty traffic hit a switching node. The degree of inaccuracy is
hard to estimate. However, the simulator models coincident packet arrivals directly and
should thus portray worse cases of congestion than the continuous-time scenarios do.
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Chapter 6
Input Buffering Architecture
6.1 Description of Simulation Setup
The input-buffered switch is described in Section 3.1, and a schematic is provided in
Figure 3-1. As explained in Chapter 3, in this architecture, the switch can only process the
cell at the head of the input queue; cells destined for idle output ports can be blocked by a
single cell destined for a busy output port. Several researchers [Hui 87] [Karol 87] have
shown that this phenomenon of head-of-the-line (HOL) blocking limits the maximum
throughput per input port to 58%, if one assumes that incoming cells have a uniform
probability of requesting access to any of the output ports.
However, when a traffic source emits a burst of evenly spaced cells (sections of a
video frame or SMDS packet, etc), the entire burst will be destined for a specific output
port. The assumption that cells arrive with a uniform memoryless distribution of
destination addresses does not address the consequences of such correlations.
When 8 cells arrive for the same destination port, for instance, each input port is
limited to a throughput of 1/8 or 0.125, a significantly smaller value than 0.58. Since cells
arrive in bursts, blocking at the input ports will continue to occur regularly (possibly
continuously depending on the peak rate of the sources) until the competing bursts end.
Furthennore, congestion involving multiple bursts of cells destined for one output port can
cause the queueing of bursts of cells destined for another; one congestion period can lay the
groundwork for the next one.
Simulating an input-buffered switch that accounts for correlation in the destination
addresses requires several assumptions of unknown accuracy. Each traffic source needs to
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produce bursts of traffic destined for a particular output, and many of these sources need to
be multiplexed together before an accurate input stream can be constructed. Queueing at
such a multiplexing point also needs to be considered. The duration of a call becomes
important - some VCs will tend to be active for far longer than others. Also, some
combinations of active VCs will cause far more damage than others. For example, if all 8
input ports have active VCs destined for output 1, the resultant queueing will be far greater
than if the VCs were evenly distributed. A complete simulation of an 8x8 switch would
thus require the simulation of 64 VCs at least, and the simulation would be forced to make
several assumptions regarding call durations.
The worst case scenario, on the other hand, is simply described. Assuming a round-
robin serving discipline to ensure access fairness to different input links, the minimum
bandwidth an input port can receive during a worst case congestion period is 1 cell per N
slots for an NxN switch. This can be modeled as simply a buffer that is emptied only at this
minimum bandwidth. The schematic setup for such a worst-case scenario in an 8x8 switch
is given in Figure 6-1. A worst-case input buffering architecture is simply a FIFO buffer
with limited output rate; the buffer fill is affected only by the traffic characteristics of a
single input line. The bursty traffic model can thus approximate the aggregate cell stream
entering the input port; active and silent periods are defined from this perspective. The
bandwidth available to the input port is fixed at 0.125.
We simulate an "infinite" buffer (i. e., much longer than the buffer length actually
used by the simulation run); the buffer length needed for a particular cell loss probability
criteria is approximated in the traditional way by truncating the tail of the buffer occupancy
distribution [Kuwahara 89]. All the simulation results for an infinite buffer setup report
delay and buffer occupancy distributions with a smooth exponential tail; on a log scale, the
distributions' tails show a constant slope. Thus the distributions yielded by finite-length
simulation runs can be extrapolated reliably to get estimates for very low cell loss
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probabilities. As the run lengths are increased, the tail gets smoother, but the slope of the
tail is clearly constant; Figure 6-2 displays a superposition of a short and a long simulation
run on the same setup.
The worst-case scenario does not allow any statistical multiplexing between different
input ports; the resulting queue length and delay distributions will tend to be more
pessimistic than the average behavior of an input-buffered switch. However, a worst-case
scenario may be useful in tailoring conservative switch requirements that protect against
focused overload situations.
Since the output bandwidth of the buffer is fixed at 0.125, the average rate of the
incoming traffic must be less than 0.125 for a stable distribution of buffer occupancy to
exist. The average incoming traffic rate X is 0.1; this corresponds to a loading level rho of
0.8 on the link entering the switching fabric. The variables in the input-buffered setup are
the parameters to the single source: m(a), m(s), k, c2(a), and c2(s).
Thus the loading on the output link p is given by:
_ X m(a)
= 0.125 0.125 k(m(a) + m(s))
6.1.1 Cycle Time Variation
Ramaswami defines the cycle-time of a bursty traffic source as the total duration of
one active and one silent period [Ramaswami 88]. In the ERW model, this corresponds to
the quantity m(a)+m(s) and signifies the length of time over which the average rate of the
source can be accurately measured. Our first experiment varies only the cycle-time, in
order to isolate its effects. The peak rate, the average rate , and the coefficients of
variation of two systems are held constant; both the active and silent period lengths are
linearly scaled to create cycle-times of 100 and 1000 cell slots; Table 6-I lists the source
model parameters.
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Table 6-I: Cycle Time Variation
Case# m(a) m(s) k c(a) c2(s)
1 10 90 1 1.2 1.2
2 100 900 I 1.2 1.2
Since the peak rate and the average rate are held constant in both cases, the rate of fill
and the rate of emptying are not affected. The length of time during which the buffer fills
up scales linearly with the length of the active period, and the length of time during which
the buffer empties scales with the silent period length. Thus one would expect the resulting
queue length and delay distributions to scale linearly with the cycle-time.
The simulation results validate this intuitive argument. Figure 6-3 shows the two
buffer occupancy distributions; Figure 6-4 shows Case 1 unchanged, and Case 2 scaled
down by a factor of 10. Thus, the distribution of Case 2 can be accurately created by
simply expanding the distribution of Case 1 by the original proportionality factor of 10.
Figures 6-5 and 6-6 reveal the same convenient relationship between the two cell delay
distributions. Repetitions of this experiment at larger values of k, c2(a), and c2(s) produced
identical results.
Thus, given two sources A & B with the same peak rate and burstiness, if the cycle-
time of source A is 10 times longer than the cycle-time of source B, then source A will need
a buffer 10 times larger than B to achieve the same cell loss probability. The cell delay for
source A is similarly likely to be 10 times that of source B. Proving this relationship of the
cycle time to the delay and queue length distributions allows us to examine a single cycle-
time value in detail and expand the results to other cycle-time durations by simply scaling
the distributions with an appropriate constant.
-55-
6.1.2 Focus on a Cycle-time of 100
Our second experiment varies the arrangement of cells within a cycle-time of 100 cell
slots. With the average rate set to 0.1, the range of possible values of the traffic burstiness
factor b values is limited from 1 to 10; this covers most of thle practical spectrum of
burstiness values [Cooper 89].
c2(a) and c2 (s) stay at the low value of 1.2. Low values for the coefficients of
variation reduce the probability of unusually long bursts or silences. The resulting delay
and queueing distributions are smoother and less vulnerable to the noise due to a highly
unusual event occurring within a short simulation run. Also, parallel runs with different
seeds to the random number generator in the simulator give better confidence bounds for
low values of c2 (a) and c2(s).
Table 6-II lists the source model parameters for 4 different arrangements of 10 cells
during a 100 cell slot cycle time.
Table 6-11: Different values of k within a cycle-time of 100
Case# k m(a) m(s) 2(a) c2(s) b
I I 10 90 1.2 1.2 10
2 3 30 70 1.2 1.2 3.33
3 6 60 40 1.2 1.2 1.67
4 9 90 10 1.2 1.2 1.11
Figures 6-7 and 6-8 shows the resulting buffer-occupancy and cell delay distributions
respectively. The average rate X in all three cases is 0.1, but the inter-cell spacing k varies
from I to 9. The arrangement and spacing of cells within a cycle-time obviously has drastic
effects on memory needs and delay. As k decreases, the buffer needs for a particular cell
loss criterion increase dramatically. For Case 4, where the burstiness factor is at a low
value of 1.11, the queue length never exceeds cell; when b is slightly raised to 1.67, queue
lengths reach into the 70's.
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The relationship between inter-cell spacing k and buffer needs is highly non-linear.
Figure 6-9 shows a graph of buffer needs for four levels of cell loss probability (Pross =
10-3 , 10- 4, 10- 5 and 10- 6 ) cell loss probabilities versus the k value for each of the 4 cases.
As k gets large, the consequence of an increase in k becomes less and less significant. One
advantage of this phenomenon is that traffic sources with k values above a certain threshold
will have similar buffer needs; only as k becomes small does the need arise for tying buffer
allocation closely to the inter-cell spacing.
6.1.3 Effects of the Coefficients of Variation
Since this setup is influenced only by a single source, overflow happens when the
buffer does not empty sufficiently before the next burst arrives. A crippling scenario would
be a series of long bursts with short intervening silences. Larger values of c2 (a) increase
the probability of having unusually long bursts; larger values of c2(s) similarly increase the
probability of having unusually long silences. Therefore, it seems likely that a larger c2(a)
would increase buffer needs. However, increasing c2 (s) does not necessarily increase the
probability of shorter silences; its effect on buffer needs is debatable.
The values of c2(a) and m(a) are translated by the simulator into the transition
probabilities of the Markov chain used to generate the actual bursts. Focusing on the values
of c2 (a) and c2 (s) in this experiment revealed some of the subt!e limitations on the
simulator's accuracy. The distribution of burst lengths, for example, is created with a
Markov chain mixture of two pure geometric distributions [Eliazov 89performance]. Since
the simulator operates only on discrete distributions, the component geometric distributions
suffer from discretization errors. The errors are most significant for small values of m(a)
since the range of the distribution is small compared to the discretization quantum of 1 cell
slot. When c2(a) and c2(s) were measured directly from the simulation, errors of up to 25%
were found for small values of m(a); in general the observed coefficients of variation were
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larger than those specified. Levels of error were greater for higher values of c2 (a) and
c2(s).
For larger values of m(a) such as 30, the percentage of error was reduced
considerably. To compensate for the effects of discretization, we examined the effects of
varying the coefficients of variation for a relatively large value of m(a) = 60 cell slots. The
measured values of c2(a) and c2(s) were checked for accuracy; they fell within 2 to 3% of
the desired values. Table 6-HI lists the source model parameters that vary the two
coefficients of variation.
Table 6-111: Changing c2 (a),c2 (s)
Case# c2(a) c2() k m(a) m(s) b
1 2.0 2.0 6 60 40 1.667
2 2.0 4.0 6 60 40 1.667
3 4.0 2.0 6 60 40 1.667
4 4.0 4.0 6 60 ]40 1.667
Figures 6-10 and 6-11 shows the resulting buffer occupancy and cell delay
distributions. The slope of the buffer occupancy curves reveals that the buffer needs are
greatest for Case 4 where both c2(a) and c2(s) are high. The change in the buffer
occupancy curves is more pronounced when c2(a) is doubled from 2.0 to 4.0 than when
c2 (s) is doubled from 2.0 to 4.0. From the preceding argument about the effects of c2 (s),
this seems understandable. However, the relative change in buffer needs is minimal
compared to the effects of changing the cycle-time or the inter-cell spacing k.
Trials with large values of c2(a) and c2 (s) values remained vulnerable to noise from
unusually long bursts; much longer simulation runs were needed before the tails of
observed distributions became reliably smooth. For example, these figures were obtained
with run length of 3x107 cell slots; shorter run lengths yielded distributions where Case 3
showed worse tail behavior than Case 4. In order to limit simulation run lengths, c2(a) and
c2 (s) values are set relatively low (less than 2.5) for the rest of the study.
Input bandwidth = 1 cell / slot
_L
Output bandwidth = 1 cell / 8 slots
Figure 6-1: Schematic of Worst-case Simplification
for Input-Buffered Switch
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Chapter 7
Output Buffering Architecture
In an output buffering architecture, all arrivals at a single output port share memory.
The architecture is described in Section 3.2 and the schematic diagram is given in Figure
3-2. Since competition occurs only between cells destined for a single output port, the
switch can be analyzed by looking only at cells destined for an arbitrary tagged output port,
following the method explained in [Eliazov 89]. Figure 7-1 shows the schematic for this
reduced setup.
For the output-buffered and the shared-output-buffering architecture, queueing is
affected by both the number of sources simultaneously active and the traffic characteristics
of each source. For simplicity, all setups in this study simulate situations where all
incoming sources have identical traffic characteristics. Results will be considerably
different for a uneven mix of sources, but a conservative allocation can be made using our
results. Unless otherwise stated, there is no statistical correlation between the behavior of
different sources. The variable parameters of this setup thus are: the number of sources N,
the source parameters for each source (m(a), m(s), k, c2 (a) and c2(s)), the buffer memory
available Blen, and the output port rate Rout '
7.1 Cycle-time Variation
Once again, we start by varying only the cycle-time. Although an intuitive argument
for scaling is less clear in this case, the simulation results show the same scaling
relationship. To make this experiment comparable to the input-buffering one, we set the
average rate per source to 0.1, and compare cycle-times of 100 and 1000. The output
utilization p is held at 0.8. Since the maximum bandwidth available at the output is 1
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cell/slot, this requires an 8x8 switch setup according to the schematic shown in Figure 7-1.
For this section, we continue to use the "infinite" buffer setup - Blen = °.
Table 7-I shows the parameter settings for this set of cycle-time experiments.
Table 7-1: Cycle Time Variation
Case# m(a) m(s) k c2 (a) c2(s) b Blen Rout
1 10 90 1 1.2 1.2 10c 1
2 100 900 1 1.2 1.2 10oc 1
Figure 7-2 shows the scaled comparison of queue distributions; Figure 7-3 compares
the cell delay distributions. Once again, a scaling relationship is proved: if the sources
carry identical traffic, then a scaling in the cycle-time can be handled by an equal scaling in
buffer resources. For an uneven mix of sources with varying cycle-times, a conservative
allocation can be made using the largest cycle-time present.
7.2 Customizing the Output Buffering Setup for SMDS Sources
7.2.1 Delay Constraints
An infinite buffer does not reflect the buffer's behavior after cells are lost, and the
maximum delay requirement in the QOS cannot be explicitly enforced. A more realistic
scenario is one where cells that would need to wait longer than the maximum delay
requirement are lost to congestion. A strict maximum delay requirement of 0.5 msec per
switching node is enforced. This corresponds to a 200 cell buffer per output port; when all
200 memory cells are fll, new arrivals are discarded. No congestion control mechanisms
are used in this study; cells are discarded without reference to which source they originated
from. Ben is thus set to 200.
With all of the finite-buffer setups in this study, cell loss probabilities were calculated
by dividing the total number of cells lost by the total number of cells processed. Since CPU
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time limited the length of runs, a maximum of 2x108 cells were processed for any particular
trial. If no cells were lost at all, then the cell loss probability was set conservatively at
0.Sx 10-8 to account for the limited run length.
7.2.2 Modeling SMDS Traffic Sources
To further restrict the simulations to realistic scenarios, the ERW model's parameters
are matched to those of SMDS packets, following the guidelines set by Cooper [Cooper
89] for SMDS traffic. Focusing on STS-3c lines, the setup is normalized so that the
bandwidth of 1 cell per slot corresponds to the STS-3 rate of 155 Mbits/sec. Cooper's
guidelines [Cooper 89] give an average rate for SMDS sources of < 45 Mbits/sec, and
maximum SMDS packet size of about 4 Kbytes. When correlated with the STS-3c rate,
this yields the following values for the ERW model parameters:
k=3
I <b< 10
m(a) = 84 cell slots
max(a) = 211 cell slots
To enforce the maximum burst length restriction, the mixture of geometric
distributions that defines the distribution of active period lengths is truncated at 211 cell
slots. This was implemented within the simulator's constraints by creating a source with a
given mean and variance and then truncating the resultant active-period distribution. This,
however, implied that the actual distribution of active period lengths differs slightly in both
mean and variance from the input specifications. The distribution of silent period lengths is
unaffected.
The truncation places a maximum on the coefficient of variation possible for the
active periods; the resulting mean and variance of the active-period distribution tend to be
smaller than specified. Since the silent periods are unaffected, the truncation yields a
distribution with a slightly lower average rate x than that specified by the simulation's
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parameters. Higher values of c2(a) further skew the measured value of X from the predicted
value since more of the distribution's tail is lost to the truncation. As the number of sources
N becomes large, the lower X value results in a significant discrepancy between the
calculated and observed values of the overall output utilization p. For all the experiments
involving SMDS sources, p was therefore measured directly from the simulation.
The SMDS parameters fix the peak rate and the burst length; the delay constraint
fixes Blen = 200; the STS-3 rate fixes Rout = 1. The variable parameters for the setup are
reduced to the number of sources N, and for each source, the m(a), c2 (a) and c2(s). This
gives the formulae:
b +m(s)
84
1
3b
NPs=~
r 3b
For a setup with N identical sources, the bandwidth allocated to a single source can
be examined through the multiplexing gain G (sometimes referred to as the concentration
ratio). G reflects the savings in bandwidth that a setup extracts from statistical
multiplexing; it is therefore defined as:
G = Peak rate of source _ 1/3 _ N
Allocated bandwidth per source 1/N 3
7.3 Varying the Utilization p
A particular SMDS source can be characterized by a set of values for rm(s), c2 (a) and
c2 (s). Once this set has been chosen, the peak and average rate of the source have been
fixed. Thus the utilization of a setup using this source becomes directly proportional to the
number of sources N.
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7.3.1 Effects of the Coefficients of Variation
The next experiment investigates how an increase in the coefficients of variation
affects the cell loss probability at different levels of p. Table 7-II shows the setup
parameters for this experiment; as explained earlier, N = 3 b p.
Table 7-11: Changing c2(a),c 2(s)
Case# c2 (a) 2 (s) k b BRout
m~~a)~ Blsjen out
1 1.2 1.2 84 756 3 10 200 1
2 2.4 2.4 84 756 310200 1
3 1.2 1.2 84 1596 320200 1
4 2.4 2.4 84 1596 3202001
For each of the 4 cases, the cell loss probability is measured at three levels of
utilization: p = 0.267, 0.533, and 0.8. Figure 7-4 plots the cell loss probability against the
utilization p for cases I and 2 where b = 10. Figure 7-5 similarly displays cases 3 and 4
where b = 20. Clearly, a higher coefficient of variation increases cell loss for both levels of
burstiness; this agrees with the earlier results from the input-buffered architecture.
However, in both pictures, the effects of doubling the coefficient of variation are less severe
for high levels of p.
At high utilizations the setup becomes insensitive to the doubling of c2(a) and c2(s).
This decrease in sensitivity occurs because the increase in utilization is accomplished by
increasing N. Since Rout and the peak rate per source are constant, the bandwidth allocation
per source decreases when the utilization is increased.
For the trial where p = 0.267 and b = 10, 8 sources are needed; since Rout = 1, each
source therefore receives a bandwidth allocation of 1 cell/8 slots even though a single
source may at a particular cell slot take up the full 1 cell/slot bandwidth. Each source has a
peak rate of 1 cell/3 slots, yielding a multiplexing gain value of G = 2.667. However, for
the trial with p = 0.8 and b = 10, 24 sources are needed; Rout = still, yielding G = 8.0.
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Thus, along with the increase in p comes an increase in the multiplexing gain G. The
value of G offers a crude estimate of how much a particular setup exploits the principle of
statistical multiplexing.
Given a variable-rate traffic source, one can measure the distribution of cell rate
where the rate is measured over a preset time period. By changing the length of the time
period, one can get a sense of the burstiness of a traffic source. A very bursty traffic source
would require a long measurement period before the cell rate distribution would approach a
Dirac 6 function at the average cell rate (i.e. only when the cell rate is measured over a long
period of time does it equal the average value) On the other hand, a constant rate source
would always have a cell rate distribution of a Dirac 6 function at the average. Thus, the
time period for measurement of cell rate affects the "peak rate" observed.
G indicates how much higher the peak cell rate is compared to the bandwidth
allocation of the system. It is a crude estimate because it does not take into account the
spread of the tail, but merely the value of the peak rate. Roughly speaking, the higher the
value of G the more a setup depends on statistical multiplexing and reduces bandwidth
allocation per source.
In this set of experiments, the increase in G adds another source of cell loss to the
setup. When G is low, the effects of increasing the coefficients of variation can be seen in a
significant cell loss increase. But when the value of G is high, the lack of sufficient
bandwidth allocation per source adds so much cell loss, that the effects of increasing the
coefficients of variation are less evident.
Organizing the results from the last experiment differently further reveals the dangers
of neglecting the implicit G value. Figure 7-6 displays the cell loss probabilities for cases 1
and 3 versus the utilization p, showing the effects of doubling b on cell loss. At first sight,
this seems to imply that doubling the burstiness increases cell loss. Once again, there
seems to be a reduction of sensitivity for higher p.
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Further inspection reveals a fallacy in this perspective on burstiness. Doubling the
burstiness halves the average rate X. Therefore 24 sources with b of 10 produce p = 0.8; 48
sources with b of 20 produce the same p. From statistical multiplexing principles, one
would expect that doubling N should definitely provide lesser or at most equal cell loss;
instead Figure 7-6 shows an increase in cell loss! Plotting the cell losses explicitly against
G in Figure 7-7 reveals that for the same p, the trials in case 3 suffer from a value of G
twice that of case 2. Thus the sources in case 3 have half the bandwidth allocation of
sources in case 2. Naturally, this results in a higher cell loss. If two setups had equal
bandwidth allocation per source and one had 24 sources, and the other had 48, then
statistical multiplexing would definitely show a far smaller cell loss probability when N is
doubled. In this case, however, the two setups implement different G values, which skews
the cell loss measurements considerably.
Obviously there are several contributing factors to cell loss in this architecture that
need to be analyzed separately.
Verbiest and others have established clear connections between multiplexing gain
and cell loss for bursty traffic sources [Verbiest 88]. Using packetized video sources,
Verbiest plots the probability of cell loss versus G for a range of values of N. This curve
shows the advantages of statistical multiplexing with a sharp "knee" [Verbiest 88]. For G
exceeding this knee, the allocated bandwidth per source is so low that cell loss is very high,
approaching a probability of one. In these setups, increasing the number of sources makes
no impact since so much of the cell rate distribution falls outside the allocated bandwidth.
For lower values of G, however, there are vast advantages to increasing N; statistical
multiplexing offers order-of-magnitude decreases in cell loss probability even for relatively
small increases in N. A curve similar to Verbiest's curve is likely for the SMDS sources as
well; details are explored in the Section 7.5.
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7.4 Analysis of Buffer Fill
7.4.1 Concurrently Active Sources
In the output buffered and shared output buffered architectures, queueing (and thus
cell loss) results from the simultaneous activity of multiple sources. We now show the
results of some attempts to analyze the causes of cell loss and increase in buffer occupancy.
We begin by analyzing the probabilities that the active periods of multiple sources are
likely to overlap, creating situations where queueing occurs.
Given a setup with N uncorrelated inputs each with Xi arrival rate, the proportion of
time that exactly N of them will be active simultaneously, is given by the binomial
expression:
P [M sources out of N active at time to] =
N! 1)(f(l ) )N-M (7.1)
Thus, this probability depends only on Xi, N, and M, and is not affected by bi or m(a).
However, the conditional probability that, given M sources active during cell slot t0,
there will be M sources still active in the next cell slot t, is greatly affected by the bursty
nature of the traffic. The correlations in the arrival process create correlations in the
overlaps of active periods of different sources.
Let us consider the conditional situation when M sources become simultaneously
active, and look at the resultant increase in buffer occupancy. Given that bursts are ikely to
have a particular length, what is the resulting increase in buffer occupancy when M bursts
overlap?
The combinatorics are easiest when we consider a simple source model that produces
bursts of constant length L followed by silence lengths chosen from a uniform distribution..
This approximates the ERW source well only when c2(a) is small, and rm(s) > > m(a), but it
is a much easier model to work with.
_ __
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In this case, we need to know the expected duration of the overlap period (and
perhaps the distribution of overlap durations), and the rate at which the buffer fills up
during this time. When M bursts overlap, the resulting rate of buffer fill is:
rate offill = MXibi Rout
Thus, as M increases, this rate of fill increases linearly. Let us define T to be the
length of time for which all M bursts are active, and w to be the range of time during which
the M overlapping bursts start. Then, w = T-L. Johnson and Kotz describe the distribution
of w [Johnson 69]:
+ .. (~M I P(w) = L [ (---L - 2 ( -+ (L ] (1 - L)L L Lz L
where the overlap duration w = 1, 2, L - 1, and
P(O) = (L)-(M- 1)
This can be rewritten as:
P(w)=(L-w)( [(i+ +(I-_l)M_ = (  , L- 1.L w wi W W
P(O) = (L)M -1)
In the limit as L grows large, w grows large as well, and a series expansion to the
second order can be used to approximate:
1 + M1 M(M- 1) 1)2(I+ M = + + ()
w w 2 w
This yields:
M(M-2 -
PW = y M- It ) [ ("'t - (j1-t ], w = 1, 2, L - 1.L LL
To determine how this range is influenced by the burst length, we define the
proportion of range to burst length X as:
wX = LX-i
yields
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P(X) = M(M- )[XM- 2-xM- I]
The expected value of the normalized range X follows:
E(X) - M I
M+ I
Therefore, if we define 0 to be the ratio of the overlap duration to L:
L-w
L
then E(O) = I - E(X) or:
2E(O) - M+ (7.2)
In the Markov source model, equation (7.2) needs to be scaled by a constant because
the geometric distribution of the silent period limits the probability of some of the overlap
conditions occurring.
This yields,
2C geo
E(O) - geo (7.3)
M+ I
Cgeom was determined by direct measurement from the simulator for various cases.
Cgeom proved to be independent of m(a), and thus the importance of the ratio between
overlap duration and m(a) is maintained.
Table 7-III lists measurements of Cgeom for different values of c2(a) and c2(s).
Table 7-111: Cgeom Values
Case# 2(a) c2(s) Cgeomr
1 1.2 1.2 0.33
2 2.8 2.8 0.25
Thus, an active-period distribution that is a mixture of geometrics has a smaller
expected value of 0 than the one analyzed where all active periods have length m(a); the
ERW distribution gives lower probability of getting long active periods.
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Combining the expected overlap duration with the rate of fill calculated earlier, we
can approximate the average increase in buffer occupancy due to this event of M sources
simultaneously active:
E[BufferoccupancyIncrease I Mactivesources] =
Mkibi - Rout2m(a)Cgeom M + R 1 (7.4)()geom M + 
This formula reveals the useful property that even when M becomes large, the
resulting increase in buffer occupancy due to an overlap event of M sources quickly
approaches an asymptotic upper bound. This upper bound is given by:
lim E[Bufferoccupancy Increase IMactivesources] =
M--oo
2 m(a)Cgeomkib i (7.5)
Figure 7-8 plots the expected increase in buffer occupancy for the two values of
Cgeom measured. As M grows large, the expected overlap tapers off; the value of Cgeom
affects the upper-bound value, but not the speed of convergence to that value. For a given
value of N Figure 7-8 also shows that the actual limit will be lower than the value predicted
by Equation (7.5).
Thus even for a large value of N, the buffer occupancy increase due to the
infmitesmally small probability (from equation (7.1)) that all N sources coincide,
nevertheless results only in a strictly bounded expected increase in buffer occupancy.
Buffer occupancy increases only when the simultaneously active sources demand a
bandwidth higher than that allowed by the output link capacity. We therefore define Nsafe
to be the maximum number of simultaneously active sources that do not exceed the link
capacity. Thus
RoutNae= = 3R0ut
Nsafe = [ Peak rate per source ] ut
Equations (7.4) and (7.5) explain the increase in buffer occupancy due to a single
event when exactly M > Nsafe sources overlap in their active periods. The buffer may fill
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up continuously during a series of these events however, and the total monotonic increase
in buffer occupancy occurs from a series of consecutive events which keep the number of
sources simultaneously active higher than Nsafe. Consider the situation for example, when,
Nsafe = 3, and the number of overlapping bursts (i.e. the number of concurrently active
sources) climbs from 4 to 5 to 6, etc. before dropping down to 3 or lower. The buffer thus
fills until the number of active sources drops to below Nsafe. Even after that point, it will
take a very lodg time during which M < Nsafe before the buffer can finish emptying out
gradually.
7.4.2 Busy Periods
Therefore, it is more helpful to consider the total buffer fill during a period of time
when the buffer occupancy is monotonically increasing - in other words, the length of time
during which the buffer has no chance to empty. We define a busy period to be a length of
time during which the number of active sources M 2 Nsafe. Only during these periods can
the buffer occupancy approach and/or overflow the buffer limit, and packet loss become
possible. The overall probability of being in a busy period is the binomial probability that
at least Nsafe sources are active simultaneously.
P [More than Nsafe sources out of N active at time to] =
N N
E N! (X.)m(l- X)N-m (7.6)
'Zaf m! (N- m)!' ( i m l 3i N
Once again, however, the conditional probability that determines the duration of a
busy period is affected by the bursty nature of the traffic. The combinatorics of busy period
statistics are not easily manageable. Therefore the simulator was modified to allow direct
measurement of both the length of each busy period and the corresponding increase in
buffer occupancy. An infinite buffer setup assured accurate measurement of the buffer
occupancy increases. Measurements of busy periods provide some support for the trends
shown for single overlaps in the last section.
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The three setups examined are listed in Table 7-IV:
Table 7-IV: Busy Period Statistics
Case# c2 (a) c 2(s) m(a) m(s) k N Rout
I 1.2 1.2 84 756 3 8 1
2 1.2 1.2 42 378 3 8 1
3 2.4 2.4 84 756 3 16 1
Since Rout is I and k is 3, a busy period reflects 3 or more concurrently active
sources.
7.4.2.1 Varying the burst length m(a)
Figure 7-9 plots the measured probability distribution of busy period lengths for Case
#1. Since busy periods result from the overlap of the active periods, it is reasonable that the
distribution in Figure 7-9 resembles the distribution of active-period lengths. The
distribution is choppy since the number of data points is by necessity small; a simulation
run of 107 cell slots produces only about 36000 busy periods.
Figure 7-10 compares the distributions of busy-period length for cases #1 and #2.
From the previous section, the length of a single overlap was shown to be proportional to
the burst length. The busy period distributions do not behave as predictably. The
distribution when m(a) is halved to 42 does have a lower mean and tails to lower
probabilities sooner. The mean busy perioed duration of Case # is 11, and the mean of
case 2 is 10; the factor of 2 reduction is not preserved. However, evaluating the tails of the
distribution, a Ploss value of 2.6x10- 5 requires a buffer length of 249 in Case I and 120 in
Case 2, clearly a factor of 2.
The last section showed that even for high values o.f M, the buffer increase
corresponding to a particular overlap of M sources tapers off quickly to a maximum value.
So, by extension, the buffer occupancy increase corresponding to a busy period (i. e. a
series of individual overlap periods) should be likewise bounded to at most a multiplicative
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factor of the busy period's duration. Figure 7-11 plots the distribution of buffer occupancy
increase per busy period for Case #1; this reflects the consequence of each busy period on
the buffer. As expected, this distribution follows the general shape of the distribution of
busy period lengths in Figure 7-9.
Figure 7-12 compares the distributions of buffer occupancy increase for cases #1 and
#2. Here, the scaling factor of 2 expected from equation (7.5) due to the halving of m(a) is
clearer. The mean buffer occupancy increase of Case #1 is 2.56, and the mean of Case #2
is 1.22. With a probability of 2.6xl10- 5, the buffer occupancy increase in Case #1 is 126,
compared to an increase of 64 for Case #2.
The direct relationship between busy period length and buffer occupancy increase
can be shown in a scatter-plot fashion. Figure 7-13 gives a scatter-plot for Case #1. A
worst-case situation can be visualized where all N bursts overlap; in this case, a busy period
of length would result in a buffer occupancy increase of (N-3)xl. In Case #1, this would
correspond to an upper bound on the scatter-plot of a line with slope 5. The scatter-plot
shows that this is a very unlikely event; the busy periods observed all fall below an upper
bound line with slope 1. Figure 7-14 gives a scatter-plot for Case #2; once again, the
observed upper bound is a line with slope 1 instead of the worst-case line with slope 5.
7.4.2.2 Varying the Number of Sources N
A comparison of Cases #1 and #3 reveals the effects of doubling N from 8 to 16.
Increasing N affects the overall probability of being in a busy period (see equation (7.6)).
So although the expected duration of each overlap tapers to an upper bound; the probability
of consecutive overlaps creating a busy period increases with N, changing the distribution
of busy period lengths.
Figure 7-15 compares the distributions of busy period length for Cases #1 and #3; the
two cases reflect a doubling in the load p from 0.267 to 0.533. The mean busy period
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length for Case #3 is 17.8, significantly larger than the mean of 11 for Case #1. Since the
increase in buffer occupancy is directly affected by the busy period length, the two
distributions of buffer occupancy increase are also significantly different as seen in figure
7-16. The mean buffer occupancy increase for Case #3 is 10.3, compared to 2.56 for Case
#1.
Figure 7-17 gives a scatter-plot for Case #3. Here, the worst-case upper-bound
would be a line with slope 13; the observed points all fall below a line with slope 2.
However, scatter-plots and measurements of busy periods from the simulator suffer
greatly fromn practical constraints of simulation length and run-time. Since each busy
period falls over several cell slots, much longer runs are needed to get even moderately
accurate readings of these distributions. The scatter-plots are especially hard to evaluate
since a single unusually high buffer occupancy increase can seriously affect the placement
of the upper-bound line. If the scatter-plot had chanced upon an overlap of all N sources,
the upper-bound line would have coincided with the worst-case theoretical line even though
the vast majority of observed events fell far below that value.
Thus these results yield qualitative trends in the buffer fill of output buffered
switches but they are not a reliable method for producing quantitative conclusions in
general.
7.5 Statistical Multiplexing Gain
Returning to the problem of how the multiplexing gain G of a setup influences cell
loss, we isolate the effects of the multiplexing gain G by decoupling the utilization p from
the number of sources N. To review:
G ~ Nm(a)G =
Rout k (rn(a) + m(s))
G = bp
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By varying Rout proportional to N, setups with different values of N and the same
value of G can be compared fairly. p is thus held constant across different values of
N. Throughout this set of experiments, Bien is held at the original value of 200 buffer cells.
Different values of G are implemented by varying Rout for each value of N. This produces a
multiplexing gain curve for SMDS sources, showing how G affects Ploss for different
values of N; this experiment repeats Verbiest's curve for packetized video sources
mentioned in Section 7.3.1 [Verbiest 88].
Table 7-V lists relevant setup parameters for the first multiplexing gain curve; Figure
7-18 plots the resulting cell loss probabilities against G. All sources follow the SMDS
constraints on m(a) and k.
Table 7-V: Multiplexing Gain Curve #1
Case# N m(a) m(s) k b c2 (a) c2 (s) Ben
1 1 84 756 3 10 1.2 1.2 200
2 8 84 756 310 1.2 1.2 200
3 16 84 756 3 10 1.2 1.2 200
Each case corresponds to 4 trials for values of G spaced evenly between I and 10; the
resulting Ploss values are interpolated linearly. Figure 7-18 shows that for values of G > 5,
increasing N makes little difference to Ploss while for G < 5 increasing N decreases Ploss
by at least an order of magnitude. So, if a system is operating at a value of G below the
"knee" of 5, statistical multiplexing of many sources gives a performance increase. For
higher values of G increasing the degree of multiplexing does not significantly improve
performance. The curve follows the general shape of Verbiest's multiplexing gain curve
[Verbiest 88].
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7.5.1 Effects of the Coefficients of Variation
The next experiment looks at the effects of changing the coefficients of variation on
the multiplexing gain curve. Table 7-VI sets up the parameters.
Table 7-VI: Changing c2 (a),c2(s)
Case# N m(a) rm(s) k b c2(a) c2(s) Ben
I 1 84 756 3 10 2.4 2.4 200
2 8 84 756 3 102.4 2.4 200
3 16 84 756 3 10 2.4 2.4 200
Once again, each case evaluates Ploss at four evenly spaced values of G. Figure 7-19
plots the measured results for 4 evenly spaced values of G. Comparing Figures 7-18 and
7-19 shows that at all points, higher coefficients of variation cause higher cell loss. There
still exists a general "knee" shape to the curve around the G = 5 value. The effects of N on
Ploss are once again drastic for G > 5 and not as pronounced for G < 5. Increasing the
coefficients of variation thus increases cell losses for all trials, but does not drastically alter
the basic shape of the curve. However, the "knee" is definitely less well-defined in Figure
7-19 than in Figure 7-18.
7.5.2 Effects of Cycle-lime Changes
What determines the shape of the multiplexing gain curve falls? In cases where there
is a clear knee shape to the gain curve, the position of the knee could be useful in
determining where the operating gain of a system should be located. Unless the gain of a
switch setup fell below such a knee value, the advantages of statistical multiplexing could
not be exploited.
The fact that the cell loss beyond a knee value is roughly equal (and uselessly high)
both for N = and N = 16 suggests that when allocated bandwidth per source is this low, a
single burst of cells can cause the buffer to overflow. So the length of a burst, combined
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with the level of bandwidth allocation, determines the rate of fill, and the time period of fill
for the buffer.
The results from the cycle-time experiment confirm that the buffer occupancy
distribution (for the infinite buffer setup) scales linearly with the cycle-time of the sources
for a given value of N. In the finite buffer case, cells are lost irretrievably during a
congestion period; the length of the silent period becomes to some extent irrelevant. Thus,
for the finite buffer case, the cell loss probability and the buffer occupancy distribution
depend crucially on the active period lengths, and are not as closely tied to the silent period
lengths.
Thus, reducing the cycle-time allows more of the buffer occupancy distribution to fall
within the finite buffer size and reduces the cell loss probability. To preserve as many of
the SMDS parameter settings as possible, we halve the cycle-time; this does not exacerbate
the effects of the truncation. Table 7-VII lists the source parameters.
Table 7-VII: Ratio test - Halving the Cycle-time
Case# N m(a) m(s) k b c2(a) c2(s) Blen
1 1 42 378 3 10 1.2 1.2 200
2 8 42 378 310 1.2 1.2 200
3 1642 378 310 .2 1.2 200
Figure 7-20 shows the measured points on the multiplexing gain curve. Comparing
Figures 7-18 and 7-20 shows that a drastic change in the basic shape of the curve; the knee
phenomenon has all but disappeared in the second case. By halving the cycle-time, we
have included most of the buffer occupancy distribution within the finite buffer size. So,
the N = 16 case does not provide significantly better performance from the N = 1 case; the
buffer is now so large compared to the burst length, that multiplexing is no longer needed to
reduce loss. Thus, when the ratio of burst length to buffer length is halved, the dynamics of
cell loss have changed considerably; not only is overall cell loss decreased drastically, but
the behavior for different values of G has also been affected.
-77-
To check whether the ratio of mean burst length to buffer length captures the shape of
the multiplexing gain curve, we now examine a case wiere this ratio is kept constant with
the last experiment. We return to the original SMDS parameters, and double the buffer this
time. Table 7-VIII lists the source parameters.
Table 7-VIII: Ratio test - Doubling the Buffer Length
Case# N m(a) m(s) k b c2(a) c2 (s) Ben
1 1 84 756 3 10 1.2 1.2 400
2 8 84 756 3 10 1.2 1.2 400
3 16 84 '756 3 10 1.2 1.2 400
Figure 7-21 shows the same drastic disappearance of the knee that showed up in
Figure 7-20; the two cases have an equal ratio of mean burst length to buffer length. Thus
two setups with the same ratio of mean burst length to buffer length will have similar
dependence on G.
However, the effects of this ratio are by no means linear. Since the length of the
finite buffer changes the probability of the buffer occupancy falling within the limit, a
simple ratio of burst length to buffer length does not capture all the intricacies however. As
this ratio is decreased, and more of the buffer occupancy distribution falls within the buffer
limit, there is less reduction in cell loss; eventually, even a large increase in buffer
resources does not produce significant improvement in cell loss probability.
Figure 7-22 compares the relative consequences of changing the coefficients of
variation and changing the burst length. The three curves represent the multiplexing gain
for N = 16, extracted from the previous multiplexing gain figures. This figure shows that
cell loss increases more when the burst length is doubled than when thie coefficients of
variation are doubled. This effect needs to be investigated for other base values of m(a),
but it suggests that a high variance traffic source can be allocated resources as if it were a
low variance source with double the burst length. If this comparison proves reliable for
-78-
other values of m(a), c2(a) and c2(s), network resource allocation no longer has to
concentrate on the coefficients of variation; allocation can be made on the burst length
alone, which would simplify the traffic monitor hardware considerably.
Obviously the multiplexing gain curve is affected by the burst length, but the effects
are not linear. The basic shape of the curve is significantly affected by the ratio of m(a) to
Bien, and overall cell loss levels are affected by the coefficients of variation. Different
traffic characteristics thus produce very different pictures of the multiplexing gain a switch
can offer. Defining the operating point of a switch from a generalized picture of a
multiplexing gain curve is therefore inadvisable.
7.6 Safe Operating Regions for the Output Buffered Architecture
From the design point of view, it is almost irrelevant whether the cell loss probability
for a particular traffic type is 10- 6 or 10-2; any value greater than 10-7 is unacceptable
according to the QOS criteria established earlier. If the chosen QOS criteria are inviolable,
and if all incoming traffic follows the SMDS parameter specifications, what utilizations can
be reached for this architecture?
The next series of experiments concentrates on this question; the simulator models an
ATM STS-3 speed switch and SMDS traffic. As explained earlier, each STS-3 rate output
port is normalized to cell/slot, and a Ben value of 200 cells guarantees a maximum cell
delay of 0.5 msec.
Cell losses in a finite buffer tend to occur in sizable bunches. When a buffer
becomes full, all the currently active sources lose the remainder of their bursts. Thus, after
107 slots of no cell loss, a dozen cells may be lost consecutively. The overall cell loss
probability of 1.2x10 6 does not reflect this phenomenon. If the simulation happens to fall
exactly on the uneventful 107 cell slots, it will record a cell loss probability of 0 instead.
Confidence bounds thus need to be established for the measured cell logs probabilities.
-79-
The trials in this section continue until 2x108 cells enter the system (the duration of
the trials in cell slots tends to be significantly longer in general). If no cells are lost, then
the calculated cell loss probability is less than O.Sxl10- 8 . Such a trial is assumed to
guarantee cell loss of less than 10- 7. Thus the trials are engineered to process 20 times as
many cells as are strictly necessary.
If, on the other hand, cells are lost and the calculated cell loss probability is greater
than 10- 7, we assume that such a trial suffers from a cell loss probability of more than 10- 7.
The intermediate outcomes where the measured cell loss probability is between 10- 7 and
0.Sx 10-8 fall in the uncertainty region where the simulation cannot accurately place the cell
loss probability on either side of the 10- 7 line.
This set of experiments considers SMDS sources with three levels of burstiness b: 5,
10, and 20. Thus the average rates of these three types of SMDS traffic are I cell/15 slots,
1 cell/30 slots, and I cell/60 slots respectively. We compare the output buffering setup for
each of these three types of traffic and evaluate the maximum utilization p possible for a
10- 7 cell loss probability.
The results define acceptable and unacceptable operating regions for traffic with each
of the three burstiness values. The intervening region reflects trials where the simulation's
resolution cannot provide a guarantee of acceptable operating conditions.
This method of looking at the setup proved very useful. Figure 7-23 displays these
operating ranges. As the burstiness b of the traffic increases, the acceptable operating range
becomes narrower; the achievable performance drops. For a burstiness of 1, where the peak
rate equals the average rate, the system can obviously run at full capacity. When b is
greater than 10, however, the desired cell loss can only be achieved at a utilization level of
10%. This is a startling result - it severely limits the utilization achievable on an output-
buffered switch with our delay constraints and SMDS traffic guidelines. The choice of
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traffic parameters and QOS criteria have created a highly constrained setup that allows very
low performance even for moderately bursty traffic - a burstiness value of 5, which is not
unlikely, allows a utilization level of just 30%.
As the burstiness becomes large, the resulting damage to switch performance tapers
off. The effect of increasing the silent period lengths becomes negligible. Graphically, the
tapering reinforces the earlier lesson that cell oss in a finite buffer depends more on the
burst length than on the silence length. One advantage of this phenomenon is that if an
operating range provides acceptable QOS for traffic with burstiness 10, it will also
guarantee acceptable QOS for traffic with an burstiness value greater than 10. Thus very
sporadic traffic such as data requests to a database can be evaluated strictly from their burst
lengths.
7.6.1 Changing the Mean Burst Length m(a)
Can perfonrmance improve if the traffic characteristics are different? Using the
lessons learned from the cycle-time experiments, we reduce m(a) from 84 to 42. The QOS
requirements and the buffer length of 200 cells are maintained. Figure 7-24 shows us the
drastically better performance results when the burst length of the traffic is halved.
The achievable utilization has increased dramatically. Traffic with burstiness greater
than 10 can travel at upto 40% utilization, instead of 10% possible in the last experiment.
Once again, there is a sinmilar tapering off effect at high b values. Obviously a reduced ratio
between burst length and buffer size can greatly improve performnance.
Reducing the burst length for a fixed size buffer brings more of the tail of the buffer
occupancy distribution within the finite buffer. Since the buffer occupancy distribution has
an exponential tail, successive decreases in burst length bring smaller increases in
performance. The law of diminishing returns comes into play; there is little to be gained
from further reducing m(a).
1 
Input bandwidth
per nput = 1 cell/slot
2
3 ,
N 
FIFO buffer
Output bandwidth
= I cell/slot
Figure 7-1: Schematic of Simplified Output Buffered Switch
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Figure 7-23: Safe Operating Regions for Output Buffered Switch
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Chapter 8
Shared Output Buffering Architecture
In a shared output buffered architecture, different output ports share a conmmon
memory pool. The architecture is described in Section 3.3, and a schematic is provided in
Figure 3-3. Each output port can in theory fill all of the shared memory, if none of the
other ports are requested by incoming cells. Since several output ports are busy emptying
the memory, the delay is not increased significantly. Thus, for statistical multiplexing, this
architecture is ideal; resources are shared even more efficiently than in the output-buffered
case.
In keeping with the delay requirements of the last section, each output port has 200
buffer cells. The sharing in a 4x4 switch thus allows 4 output ports to share a common pool
of 800 buffer cells. There exists a possibility that all the cells in the buffer may be destined
for a single output port. If such an event happens, then the maximum delay possible is
determined by the total buffer memory. In a 4x4 case, this would correspond to a
maximum delay of 800 cell slots - which is obviously unacceptable within our delay
criterion.
In practice, however, since we assume an even traffic mix, the probability of such a
directed congestion is very small indeed. We therefore consider a simplified version of the
shared-output buffered architecture. Instead of designing our traffic sources so that they
have dedicated VC numbers associated with each burst, we assume that the shared output
buffered switch can be approximated as a N-to-M multiplexor. Thus, in our simplified
setup, all cells arriving for the M output ports share both the memory and bandwidth
resources.
In a real output-buffered switch, only the memory would be shared between output
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ports; cells would have specific VC identifiers to determine bandwidth sharing within an
output port. As in the input buffered switch case, such a simulation would require explicit
assigrnment of VC numbers to bursts, as well as assumptions about call durations and inter-
burst correlation. For an even traffic mix of SMDS sources, our approximation is accurate;
the probability of all the cells in a 400 or 800-cell shared buffer requesting a single output
port is unlikely when each source produces cells only once in 3 cell slots. The simplified
setup is shown in Figure 8-1.
We can vary M, the number of output ports that share a common buffer, to find the
level of sharing that provides good performance. Levels of sharing involving more than 32
ports create hardware problems in memory management, so the ideal setup is one which
maximizes performance and minimizes sharing.
For this architecture, we repeat the operating range experiments. The same operating
procedures from the output buffering architecture are used; trials run for 2x108 cell slots.
Cell loss probabilities fall into the three categories of acceptable, unacceptable, and the
intervening confidence bounds region.
The results are fascinating. Figure 7-23 showed that when each output had a
dedicated 200 cell at its disposal, then for SMDS sources, the achievable utilization is very
low - 10% for a burstiness greater than or equal to 10. Figure 8-2 shows the results when
the same traffic enters a shared output buffered switch where two output ports share a
common pool of 400 buffer cells. Even for burstiness of 20, the achievable utilization on
each of the two output ports is 50%, an increase of more than 400% from the previous case.
Once again, the effects of increasing b are asymptotic.
As in the previous architecture, increasing the shared pool indefinitely has the same
restrictions as decreasing the burst length indefinitely. For a larger number of ports sharing
memory, the increase in performance becomes smaller. Figure 8-3 shows results when 4
output ports share a pool of 800 cells; the achievable utilization rises to 70%. Figure 8-4
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shows results for 8 ports sharing 1600 cells - the results show improvement, but not of the
same magnitude as previous increments did.
12
Input bandwidth
per input = 1 cell/slot
3
N
put bandwidth -
11s/slot
Figure 8-1: Schematic for Simplified Shared Output Buffered Switch
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Chapter 9
Conclusions
This simulation study showed some tradeoffs between the three switching
architectures. Once customer needs create a fixed set of traffic characteristics - i. e. a
specific burst length and peak rate allocation such as the SMDS defaults - then the shared
output buffered architecture offers the best performance possible. Under assumptions of a
reasonably even traffic mix, this architecture allows maintenance of the delay requirement
as well as the possibility of sharing memory between as many sources as possible.
The burst length of the traffic is crucial in determining the levels of achievable
performance. Traffic sources with different burst lengths have drastically different buffer
and bandwidth needs. The burst length is a parameter that is not captured in the standard
definition of burstiness as the ratio of peak rate to average rate. It is a parameter that
greatly affects achievable performance for all three switch architectures.
The QOS requirements place stringent restrictions on the operating regions of
acceptable performance. When SMDS sources send cells into a 200 cell buffer, the
implications of tight delay requirements limit achievable utilization to 10 percent. Thus the
traffic and QOS constraints are creating an inefficient situation; loosening either set of
constraints helps considerably. The difficulty of creating a switch that can handle bursty
traffic sources and still maintain tough delay and loss restrictions becomes painfully clear.
Also, engineering a switch to guarantee a maximum delay requirement is inadvisable.
The tails of cell delay distributions follow an exponential tail - the average delay tends to be
a few cell slots even though the maximum is 200. Each cell will travel through several
switching nodes; an unusually long delay at one node is likely to be compensated for by an
average delay at other nodes. The total path delay is unlikely to fall above the 5 msec
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requirement. A better standard for a switch design would be to allow the delay distribution
to have a much higher probability of exceeding 200 cell slots. This would increase the
buffer memory per output port, and improve performance for the same cell loss criterion.
Whether it be located on-chip or off-chip, the memory allocation per output port should be
considerably greater than 200 cells.
Another consideration comes from the mechanics of cell loss. Cells tend to be lost in
bunches, with long intervening periods of no loss. If a SMDS packet loses a component
ATM cell, the whole packet needs to be retransmitted. For services such as this, a better
definition of Quality of Service would consider the mean time between cell losses rather
than the cell loss probability overall. Such a criterion would give a better estimate of the
probability of losing a message, which is the primary interest of the customer. Video
services, however, will suffer greatly from these bursts of loss; even wth coding to
compensate for loss, the loss of a large section of a burst could be devastating. In either
case, the non-uniform patterns of cell loss must be accommodated in the definitions of
service criteria.
Improved simulations are needed for both the input buffered switch and the shared
output buffered switch architectures. Practical heuristics about VC distributions and call
length would be very useful; better assumptions about the destinations of incoming cells are
needed. Uneven traffic mixes need to be simulated. Some gains are probable with uneven
traffic mixes; it is unlikely that allocation must be based on the source with the worst
behavior.
Another concept that needs exploring is that of time-varying loads. A short sojoumrn
in an unacceptable high utilization level is not likely to be as crippling as the prolonged
simulations of this study predict.
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